### INTEGRATED CIRCUITS

# DATA SHEET

## 74ABT16260/74ABTH16260

12-bit to 24-bit multiplexed D-type latches (3-State)

Product specification Supersedes data of 1996 Nov 20 IC23 Data Handbook







### 12-bit to 24-bit multiplexed D-type latches (3-State)

74ABT16260 74ABTH16260

#### **FEATURES**

- ESD protection exceeds 2000V per Mil-Std-883C, Method 3015; exceeds 200V using machine model (C = 200pF, R = 0).
- Latch-up performance exceeds 500mA per JEDEC Standard JESD-17.
- Distributed V<sub>CC</sub> and GND pin configuration minimizes high-speed switching noise.
- Flow-through architecture optimizes PCB layout.
- High-drive outputs (-32mA I<sub>OH</sub>, 64mA I<sub>OL</sub>).
- 74ABTH16260 incorporates bus-hold inputs which eliminate the need for external pull-up resistors.
- Package options:
  - 56-pin plastic Shrink Small-Outline Package (SSOP)
  - 56-pin plastic Thin Shrink Small-Outline Package (TSSOP)

#### **DESCRIPTION**

The 74ABT16260/74ABTH16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. This device is alto useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A to B direction.

Address and/or data information can be stored using the internal storage latches. The latch enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch enable input is high, the latch is transparent. When the latch enable input goes low, the data present at the inputs is latched and remains latched until the latch enable input is returned high.

To ensure the high-impedance state during power-up or power-down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

The 74ABTH incorporates the bus hold feature. The 74ABT does not include bus hold feature. Both parts are available in 56-pin SSOP and TSSOP.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C; GND = 0V	TYPICAL	UNIT
t <sub>PLH</sub>	Propagation delay	C - 50 pE	2.8	
t <sub>PHL</sub>	nAx to nBx nBx to nAx	C <sub>L</sub> = 50 pF	2.5	ns
C <sub>IN</sub>	Input capacitance	$V_I = 0 \text{ V or } V_{CC}$	4	pF
C <sub>OUT</sub>	Output capacitance	V <sub>I/O</sub> = 0 V or 5.0 V	6	pF
I <sub>CCZ</sub>	Total supply current	Outputs disabled	100	μΑ

### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	–40°C to +85°C	74ABT16260 DL	BT16260 DL	SOT371-1
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74ABT16260 DGG	BT16260 DGG	SOT364-1
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ABTH16260 DL	BH16260 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABTH16260 DGG	BH16260 DGG	SOT364-1


### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION		
8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21	An	Data inputs/outputs (A)		
23, 24, 26, 31, 33, 34, 36, 37, 38, 40, 41, 42	1Bn	Data inputs/outputs (B1)		
6, 5, 3, 54, 52, 51, 49, 48, 47, 45, 44, 43	2Bn	Data inputs/outputs (B2)		
1, 29, 56	OEA, OE1B, OE2B	Output enable input (active low)		
2, 27, 30, 55	LE1B, LE2B, LEA1B, LEA2B	Latch enable inputs		

### 12-bit to 24-bit multiplexed D-type latches (3-State)

74ABT16260 74ABTH16260

### **PIN CONFIGURATION**



### **FUNCTION TABLES**


### B to A ( $\overline{OEB} = H$ )

		INP	UTS			OUTPUT
1B	2B	SEL	LE1B	LE2B	OEA	Α
Н	Х	Н	Н	Х	L	Н
L	Х	Н	Н	Х	L	L
X	Х	Н	L	Х	L	A0
Х	Н	L	Х	Н	L	Н
X	L	L	Х	Н	L	L
X	Х	L	Х	L	L	A0
X	Х	Х	Х	Х	Н	Z

### A to B ( $\overline{OEA} = H$ )

		INPUTS			OUT	PUT
Α	LEA1B	LEA2B	OE1B	OE2B	1B	2B
Н	Н	Н	L	L	Н	Н
L	Н	Н	L	L	L	L
Н	Н	L	L	L	Н	2B0
L	Н	L	L	L	L	2B0
Н	L	Н	L	L	1B0	Н
L	L	Н	L	L	1B0	L
X	L	L	L	L	1B0	2B0
X	Х	Х	Н	Н	Z	Z
X	Х	Х	L	Н	Active	Z
X	Х	Х	Н	L	Z	Active
X	Х	Х	L	L	Active	Active

### **LOGIC DIAGRAM (POSITIVE LOGIC)**



### 12-bit to 24-bit multiplexed D-type latches (3-State)

74ABT16260 74ABTH16260

#### ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise specified)<sup>1</sup>

SYMBOL	PARAMETER	CONDITIONS	LIM	ITS	UNIT	
STWIBUL	PARAMETER	CONDITIONS	MIN	MAX	ONIT	
V <sub>CC</sub>	Supply voltage range		-0.5	7	V	
V <sub>I</sub>	Input voltage range	see Note 2	-0.5	7	V	
Vo	Voltage range applied to any output in the high state or power-off state		-0.5	5.5	V	
Io	Current into any output in the low state			128	mA	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-18	mA	
l <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
	Maximum power dissipation at T <sub>amb</sub> = 55°C (in still air)	see Note 3		1.4	W	
T <sub>stg</sub>	Storage temperature range		-65	+150	°C	

#### NOTES:

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

### RECOMMENDED OPERATING CONDITIONS<sup>1</sup>

SYMBOL	PARAMETER	LIM	UNIT		
STWIBUL	PARAMETER		MIN	MAX	UNII
V <sub>CC</sub>	Supply voltage		4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V	
V <sub>IL</sub>	Low-level input voltage		0.8	V	
VI	Input voltage	0	V <sub>CC</sub>	V	
I <sub>OH</sub>	High-level output current			-32	mA
l <sub>OL</sub>	Low-level output current			64	mA
ΔtΔ/ν	Input transition rise or fall rate	Outputs enabled		10	ns/V
ΔtΔ/V <sub>CC</sub>	Power-up ramp rate	·	200		μs/V
T <sub>amb</sub>	Operating free-air temperature		-40	+85	°C

### NOTE:

1. Unused or floating inputs must be held high or low.

### 12-bit to 24-bit multiplexed D-type latches (3-State)

74ABT16260 74ABTH16260

### DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	PARAMETER	TEST CONDITION:	TEST CONDITIONS				T <sub>amb</sub> =	-40°C 85°C	UNIT
				Min	Тур	Max	Min	Max	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = 4.5V; I_{IK} = -18mA$			-0.8	-1.2		-1.2	V
		$V_{CC} = 4.5V; I_{OH} = -3mA; V_{I} = V_{I}$	/ <sub>IL</sub> or V <sub>IH</sub>	2.5	2.9		2.5		V
V <sub>OH</sub>	High-level output voltage	$V_{CC} = 5.0V; I_{OH} = -3mA; V_{I} = V_{I}$	<sub>IL</sub> or V <sub>IH</sub>	3.0	3.4		3.0		V
		$V_{CC} = 4.5V; I_{OH} = -32mA; V_{I} =$	V <sub>IL</sub> or V <sub>IH</sub>	2.0	2.4		2.0		V
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = 4.5V; I_{OL} = 64mA; V_{I} = V$	<sub>IL</sub> or V <sub>IH</sub>		0.42	0.55		0.55	V
l <sub>1</sub>	Input leakage current	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}$ Control pins			±0.01	±1		±1	μΑ
		$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND	Data pins			±3		±5	μΑ
		$V_{CC} = 4.5V; V_I = 0.8V$	A or B	75			75		
I <sub>HOLD</sub>	Bus Hold current	$V_{CC} = 4.5V; V_I = 2.0V$	ports	-75			-75		μΑ
		$V_{CC} = 5.5V$ ; $V_I = 0$ to 5.5V		±500			±500		
I <sub>OFF</sub>	Power-off leakage current	$V_{CC} = 0.0V$ ; $V_O$ or $V_I \le 4.5V$			±5.0	±100		±100	μΑ
I <sub>PU</sub> /I <sub>PD</sub>	Power-up/down 3-State output current	$V_{CC} = 2.0V$ ; $V_O = 0.5V$ ; $V_I = GND \text{ or } V_{CC}$ ; $V_{OE} = V_{CC}$			±60	±200		±200	μΑ
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 5.5V; V_{O} = 2.7V; V_{I} = V_{IL}$	or V <sub>IH</sub>		1.0	10		10	μΑ
I <sub>OZL</sub>	3-State output Low current	$V_{CC} = 5.5V; V_{O} = 0.5V; V_{I} = V_{IL}$	or V <sub>IH</sub>		-1.0	-10		-10	μΑ
I <sub>CEX</sub>	Output high leakage current	$V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = GN$	ID or V <sub>CC</sub>			50		50	μΑ
I <sub>O</sub>	Output current <sup>1</sup>	$V_{CC} = 5.5V; V_{O} = 2.5V$		-50	-100	-225	-50	-225	mA
		$V_{CC} = 5.5V$ ; Outputs High, $V_I =$	GND or V <sub>CC</sub>		0.2	1.5		1.5	
I <sub>cc</sub>	Quiescent supply current	$V_{CC} = 5.5V$ ; Outputs Low, $V_I = 0$		8	19		19	mA	
	Дания в арру	V <sub>CC</sub> = 5.5V; Outputs 3-State; V <sub>I</sub> = GND or V <sub>CC</sub>		0.1	1.0		1.0		
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	Outputs enabled, one input at 3 inputs at V <sub>CC</sub> or GND; V <sub>CC</sub> = 5.	,		0.1	1.5		1.5	mA

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.
  This is the bus hold minimum overdrive current required to force the input to the opposite logic state.

### 12-bit to 24-bit multiplexed D-type latches (3-State)

74ABT16260 74ABTH16260

### **AC ELECTRICAL CHARACTERISTICS**

Over recommended operating free-air temperature range (unless otherwise noted)

CVMDOL	PARAM	METER	V <sub>CC</sub>	= 5V, T <sub>amb</sub> =	25°C	T <sub>amb</sub> = -40°	°C to +85°C	UNIT
SYMBOL	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	A or B	B or A	1	2.8	4.8	1	5.6	ns
t <sub>PHL</sub>	AUIB	BUIA	1	2.5	5	1	5.9	ns
t <sub>PLH</sub>	ΙĒ	A or B	1.1	3.2	4.9	1.1	5.8	ns
t <sub>PHL</sub>	LE	AUIB	1.1	3.2	4.9	1.1	5.3	ns
	SEL (B1)	А	1.3	3.2	4.6	1.3	5.3	ns
t <sub>PLH</sub>	SEL (B2)	А	1.1	2.8	4.9	1.1	6	ns
	SEL (B1)	А	1.5	3.0	4.4	1.5	4.4	ns
t <sub>PHL</sub>	SEL (B2)	А	1.6	2.6	5.1	1.6	5.9	ns
t <sub>PZH</sub>	ŌĒ	A 0 * D	1	2.9	4.7	1	5.7	ns
t <sub>PZL</sub>	OE	A or B	1.6	2.2	5.1	1.6	5.8	ns
t <sub>PHZ</sub>	OΕ	A or D	2.2	4.1	5.4	2.2	6.4	ns
t <sub>PLZ</sub>	ŌĒ	A or B	1.3	3.2	4.4	1.3	4.8	ns

### **AC SETUP CHARACTERISTICS**

Over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	V <sub>CC</sub> = 5V, T	<sub>amb</sub> = 25°C	T <sub>amb</sub> = -40°	UNIT	
	FARAIVIETER	MIN	MAX	MIN	MAX	ONIT
t <sub>w</sub>	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B↓	1.5		1.5		ns
t <sub>h</sub>	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B↓	1		1		ns

### 12-bit to 24-bit multiplexed D-type latches (3-State)

74ABT16260 74ABTH16260

#### **AC WAVEFORMS**

 $V_M = 1.5V$  for all waveforms

The outputs are measured one at a time with one transition per measurement.




Figure 1. Pulse duration






Figure 3. Setup and hold times



All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10MHz,  $Z_O$  = 50Ω,  $t_r$   $\leq$  2.5ns,  $t_f$   $\leq$  2.5ns.

Figure 2. Propagation delay times; inverting and non-inverting outputs



Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 4. Enable and disable times; low- and high-level enabling

### **TEST LOAD CIRCUIT**





Figure 5. Test load circuit

### 12-bit to 24-bit multiplexed D-type latches (3-State)

74ABT16260 74ABTH16260

### SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°


#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT371-1		MO-118AB			<del>93-11-02</del> 95-02-04

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



12-bit to 24-bit multiplexed D-type latches (3-State)

74ABT16260 74ABTH16260

**NOTES** 

### 12-bit to 24-bit multiplexed D-type latches (3-State)

74ABT16260 74ABTH16260

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03339

Let's make things better.

Philips Semiconductors



