

# DATA SHEET

**74ABT16821A**

**74ABTH16821A**

20-bit bus-interface D-type flip-flop;  
positive-edge trigger (3-State)

Product data  
Supersedes data of 1998 Feb 27

2002 Dec 13

## 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

## 74ABT16821A 74ABTH16821A

### FEATURES

- 20-bit positive-edge triggered register
- Multiple  $V_{CC}$  and GND pins minimize switching noise
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- 74ABTH16821A incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- Output capability: +64 mA / -32 mA
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

### DESCRIPTION

The 74ABT16821A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16821A has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer. The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates.

Each register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

The active-LOW Output Enable (nOE) controls all ten 3-State buffers independent of the register operation. When nOE is LOW, the data in the register appears at the outputs. When nOE is HIGH, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

Two options are available, 74ABT16821A which does not have the bus-hold feature and 74ABTH16821A which incorporates the bus-hold feature.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25\text{ }^{\circ}\text{C}; \text{GND} = 0\text{ V}$	TYPICAL	UNIT
$t_{PLH}$ $t_{PHL}$	Propagation delay nCP to nQx	$C_L = 50\text{ pF}; V_{CC} = 5\text{ V}$	2.4 2.0	ns
$C_{IN}$	Input capacitance	$V_I = 0\text{ V or } V_{CC}$	3	pF
$C_{OUT}$	Output capacitance	$V_O = 0\text{ V or } V_{CC}; \text{3-State}$	7	pF
$I_{CCZ}$	Quiescent supply current	Outputs disabled; $V_{CC} = 5.5\text{ V}$	500	$\mu\text{A}$
$I_{CCL}$		Outputs LOW; $V_{CC} = 5.5\text{ V}$	10	mA

### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	PART NUMBER	DWG NUMBER
56-Pin Plastic SSOP Type III	-40 °C to +85 °C	74ABT16821ADL	SOT371-1
56-Pin Plastic TSSOP Type II	-40 °C to +85 °C	74ABT16821ADGG	SOT364-1
56-Pin Plastic TSSOP Type II	-40 °C to +85 °C	74ABTH16821ADGG	SOT364-1


### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
55, 54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31, 30	1D0 – 1D9 2D0 – 2D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26, 27	1Q0 – 1Q9 2Q0 – 2Q9	Data outputs
1, 28	1OE, 2OE	Output enable inputs (active-LOW)
56, 29	1CP, 2CP	Clock pulse inputs (active rising edge)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0 V)
7, 22, 35, 50	$V_{CC}$	Positive supply voltage


# 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

74ABT16821A  
74ABTH16821A


## PIN CONFIGURATION



## LOGIC SYMBOL (IEEE/IEC)



## LOGIC SYMBOL



## FUNCTION TABLE


INPUTS			INTERNAL REGISTER	OUTPUTS	OPERATING MODE
nOE	nCP	nDx		nQ0 – nQ9	
L	↑	l	L	L	Load and read register
L	↑	h	H	H	
L	↑	X	NC	NC	Hold
H	↑	X	NC	Z	Disable outputs
H	↑	Dn	Dn	Z	

- H = High voltage level
- h = High voltage level one set-up time prior to the LOW-to-HIGH clock transition
- L = Low voltage level
- l = Low voltage level one set-up time prior to the LOW-to-HIGH clock transition
- NC = No change
- X = Don't care
- Z = High impedance "off" state
- ↑ = LOW-to-HIGH clock transition
- ↑ = Not a LOW-to-HIGH clock transition

20-bit bus-interface D-type flip-flop;  
positive-edge trigger (3-State)

74ABT16821A  
74ABTH16821A

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0 V	-18	mA
V <sub>I</sub>	DC input voltage <sup>3</sup>		-1.2 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0 V	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or HIGH state	-0.5 to +5.5	V
I <sub>OUT</sub>	DC output current	Output in LOW state	128	mA
		Output in HIGH state	-64	
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V <sub>CC</sub>	DC supply voltage	4.5	5.5	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Low-level Input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-32	mA
I <sub>OL</sub>	Low-level output current		64	mA
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

# 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

## 74ABT16821A 74ABTH16821A

### DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			T <sub>amb</sub> = +25 °C			T <sub>amb</sub> = -40 °C to +85 °C			
			Min	Typ	Max	Min	Max		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 4.5 V; I <sub>IK</sub> = -18 mA		-0.9	-1.2		-1.2	V	
V <sub>OH</sub>	HIGH-level output voltage	V <sub>CC</sub> = 4.5 V; I <sub>OH</sub> = -3 mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	2.5	2.9		2.5		V	
		V <sub>CC</sub> = 5.0 V; I <sub>OH</sub> = -3 mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	3.0	3.4		3.0		V	
		V <sub>CC</sub> = 4.5 V; I <sub>OH</sub> = -32 mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	2.0	2.4		2.0		V	
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = 4.5 V; I <sub>OL</sub> = 64 mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		0.36	0.55		0.55	V	
V <sub>RST</sub>	Power-up output voltage <sup>3</sup>	V <sub>CC</sub> = 5.5 V; I <sub>O</sub> = 1 mA; V <sub>I</sub> = GND or V <sub>CC</sub>		0.13	0.55		0.55	V	
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = V <sub>CC</sub> or GND		±0.01	±1.0		±1.0	μA	
I <sub>I</sub>	Input leakage current 74ABTH16821A	V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins		±0.01	±1		±1	μA
		V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = V <sub>CC</sub>	Data pins		0.01	1		1	μA
		V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = 0			-1	-3		-5	μA
I <sub>HOLD</sub>	Bus Hold current inputs <sup>5</sup> 74ABTH16821A	V <sub>CC</sub> = 4.5 V; V <sub>I</sub> = 0.8 V		35		35		μA	
		V <sub>CC</sub> = 4.5 V; V <sub>I</sub> = 2.0 V		-75		-75			
		V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = 0 to 5.5 V		±800					
I <sub>OFF</sub>	Power-off leakage current	V <sub>CC</sub> = 0.0 V; V <sub>O</sub> or V <sub>I</sub> ≤ 4.5 V		±5.0	±100		±100	μA	
I <sub>PU/PD</sub>	Power-up/down 3-State output current <sup>4</sup>	V <sub>CC</sub> = 2.1 V; V <sub>O</sub> = 0.5 V; V <sub>I</sub> = GND or V <sub>CC</sub> ; V <sub>OE</sub> = Don't care		±5.0	±50		±50	μA	
I <sub>OZH</sub>	3-State output HIGH current	V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 2.7 V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		1.0	10		10	μA	
I <sub>OZL</sub>	3-State output LOW current	V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 0.5 V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		-1.0	-10		-10	μA	
I <sub>CEX</sub>	Output HIGH leakage current	V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 5.5 V; V <sub>I</sub> = GND or V <sub>CC</sub>		5.0	50		50	μA	
I <sub>O</sub>	Output current <sup>1</sup>	V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 2.5 V	-50	-90	-180	-50	-180	mA	
I <sub>CCH</sub>	Quiescent supply current	V <sub>CC</sub> = 5.5 V; Outputs HIGH, V <sub>I</sub> = GND or V <sub>CC</sub>		0.5	1		1	mA	
I <sub>CCL</sub>		V <sub>CC</sub> = 5.5 V; Outputs LOW, V <sub>I</sub> = GND or V <sub>CC</sub>		10	19		19	mA	
I <sub>CCZ</sub>		V <sub>CC</sub> = 5.5 V; Outputs 3-State; V <sub>I</sub> = GND or V <sub>CC</sub>		0.5	1		1	mA	
ΔI <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	V <sub>CC</sub> = 5.5 V; one input at 3.4 V, other inputs at V <sub>CC</sub> or GND		0.25	1.5		1.5	mA	

#### NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4 V.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- This parameter is valid for any V<sub>CC</sub> between 0 V and 2.1 V with a transition time of up to 10 msec. From V<sub>CC</sub> = 2.1 V to V<sub>CC</sub> = 5 V a transition time of up to 100 μsec is permitted.
- This is the bus hold overdrive current required to force the input to the opposite logic state.

# 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

74ABT16821A  
74ABTH16821A

## AC CHARACTERISTICS

GND = 0 V,  $t_R = t_F = 2.5$  ns,  $C_L = 50$  pF,  $R_L = 500$   $\Omega$


SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			$T_{amb} = +25$ °C $V_{CC} = +5.0$ V			$T_{amb} = -40$ °C to $+85$ °C $V_{CC} = +5.0$ V $\pm 0.5$ V		
			MIN	TYP	MAX	MIN	MAX	
$f_{MAX}$	Maximum clock frequency	1	160	250		160		MHz
$t_{PLH}$ $t_{PHL}$	Propagation delay nCP to nQx	1	1.3 1.1	2.4 2.0	3.3 2.6	1.3 1.1	3.7 3.0	ns
$t_{PZH}$ $t_{PZL}$	Output enable time to HIGH and LOW level	3 4	1.4 1.2	2.5 2.3	3.3 3.0	1.4 1.2	4.1 3.7	ns
$t_{PHZ}$ $t_{PLZ}$	Output disable time from HIGH and LOW level	3 4	1.6 1.3	3.2 2.3	4.1 3.1	1.6 1.3	4.8 3.3	ns

## AC SETUP REQUIREMENTS


GND = 0V,  $t_R = t_F = 2.5$ ns,  $C_L = 50$ pF,  $R_L = 500$  $\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT
			$T_{amb} = +25$ °C $V_{CC} = +5.0$ V		$T_{amb} = -40$ °C to $+85$ °C $V_{CC} = +5.0$ V $\pm 0.5$ V		
			MIN	TYP	MIN	MAX	
$t_s(H)$ $t_s(L)$	Set-up time, HIGH or LOW nDx to nCP	2	1.8 1.8	1.2 -0.9	1.8 1.8		ns
$t_h(H)$ $t_h(L)$	Hold time, HIGH or LOW nDx to nCP	2	1.0 1.0	0.8 -1.0	1.0 1.0		ns
$t_w(H)$ $t_w(L)$	nCP pulse width HIGH or LOW	1	2.5 2.5	0.8 1.0	2.5 2.5		ns


## AC WAVEFORMS




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock frequency



Waveform 3. 3-State Output Enable Time to HIGH Level and Output Disable Time from HIGH Level



Waveform 2. Data Set-up and Hold Times




Waveform 4. 3-State Output Enable Time to LOW Level and Output Disable Time from LOW Level


# 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

74ABT16821A  
74ABTH16821A

## TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs



$V_M = 1.5V$   
Input Pulse Definition

### SWITCH POSITION

TEST	SWITCH
$t_{PLZ}$	closed
$t_{pZL}$	closed
All other	open

### DEFINITIONS

- $R_L$  = Load resistor; see AC CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	$t_W$	$t_R$	$t_F$
74ABT/H16	3.0V	1MHz	500ns	2.5ns	2.5ns


SA00018

20-bit bus-interface D-type flip-flop;  
positive-edge trigger (3-State)

74ABT16821A  
74ABTH16821A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	$\theta$
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT371-1		MO-118				95-02-04 99-12-27




20-bit bus-interface D-type flip-flop;  
positive-edge trigger (3-State)

74ABT16821A  
74ABTH16821A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1



**DIMENSIONS (mm are the original dimensions).**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT364-1		MO-153				95-02-10 99-12-27

20-bit bus-interface D-type flip-flop;  
positive-edge trigger (3-State)

74ABT16821A  
74ABTH16821A

#### REVISION HISTORY

Rev	Date	Description
_2	20021213	<b>Product data (9397 750 10855); ECN 853-1796 29295 of 12 December 2002.</b> <b>Supersedes data of 27 February 1998 (9397 750 03501).</b> Modifications: <ul style="list-style-type: none"><li>● Ordering information table: remove "North America" column; remove 74ABTH16821ADL package offering.</li></ul>
_	19980227	<b>Product specification (9397 750 03501). ECN 853-1796 19026 of 27 February 1998.</b>

# 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

74ABT16821A  
74ABTH16821A

## Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Contact information

For additional information please visit  
<http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2002  
All rights reserved. Printed in U.S.A.

Date of release: 12-02

For sales offices addresses send e-mail to:  
[sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)

Document order number:

9397 750 10855

*Let's make things better.*