August 2001

Revised August 2001

## FAIRCHILD

SEMICONDUCTOR

# 74LCX32646 Low Voltage 32-Bit Transceiver/Register with 5V Tolerant Inputs and Outputs (Preliminary)

#### **General Description**

The LCX32646 contains thirty-two non-inverting bidirectional registered bus transceivers with 3-STATE outputs, providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 32-bit operation. The  $\mathsf{DIR}_n$  inputs determine the direction of data flow through the device. The  $\mbox{CPAB}_n$  and CPBAn inputs load data into the registers on the LOW-to-HIGH transition (see Functional Description).

The LCX32646 is designed for low voltage (2.5V or 3.3V) V<sub>CC</sub> applications with capability of interfacing to a 5V signal environment.

The LCX32646 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- 2.3V–3.6V V<sub>CC</sub> specifications provided
- $\blacksquare$  5.2 ns t\_{PD} max (V\_{CC} = 3.3V), 20  $\mu A$  I\_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\blacksquare$  ±24 mA Output Drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance: Human Body Model > 2000V Machine Model > 200V
- Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$ should be tied to  $V_{\mbox{\scriptsize CC}}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

#### **Ordering Code:**

Order Number	Package Number	Package Description			
74LCX32646GX (Note 2)		114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]			
Note 2: BGA package available in Tape and Reel only.					

© 2001 Fairchild Semiconductor Corporation DS500635

# 74LCX32646

Connection Diagram							
Pin Assignment for FBGA							
	123456						
۲	000000						
В	000000						
U	000000						
D	000000						
ш	000000						
ш	000000						
J	000000						
Т	000000						
_ ٦	000000						
¥.	000000						
L M	000000						
≥ z	000000						
2 L	0000000						
н	000000						
- -	000000						
D	000000						
>	ŏŏŏŏŏŏŏ						
M	000000						

(Top Thru View)

#### **Pin Descriptions**

Pin Names	Description
1A <sub>0</sub> - 1A <sub>15</sub>	Side A Inputs or 3-STATE Outputs
2A <sub>0</sub> - 2A <sub>15</sub> 1B <sub>0</sub> - 1B <sub>15</sub>	
1B <sub>0</sub> - 1B <sub>15</sub>	Side B Inputs or 3-STATE Outputs
2B <sub>0</sub> - 2B <sub>15</sub>	
OEn	Output Enable Inputs
CPAB <sub>n</sub> , CPBA <sub>n</sub>	Clock Pulse Inputs
SAB <sub>n</sub> , SBA <sub>n</sub>	Select Inputs
DIR <sub>n</sub>	Direction Control Inputs
NC	No Connect

## **FBGA Pin Assignments**

	-					
	1	2	3	4	5	6
Α	1A <sub>0</sub>	SAB <sub>1</sub>	CPAB <sub>1</sub>	CPBA <sub>1</sub>	SBA <sub>1</sub>	1B <sub>0</sub>
в	1A <sub>2</sub>	1A <sub>1</sub>	DIR <sub>1</sub>	OE <sub>1</sub>	1B <sub>1</sub>	1B <sub>2</sub>
С	1A <sub>4</sub>	1A <sub>3</sub>	GND	GND	1B <sub>3</sub>	1B4
D	1A <sub>6</sub>	1A <sub>5</sub>	V <sub>CC</sub>	V <sub>CC</sub>	1B <sub>5</sub>	1B <sub>6</sub>
Е	1A <sub>8</sub>	1A <sub>7</sub>	GND	GND	1B <sub>7</sub>	1B <sub>8</sub>
F	1A <sub>10</sub>	1A <sub>9</sub>	GND	GND	1B <sub>9</sub>	1B <sub>10</sub>
G	1A <sub>12</sub>	1A <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	1B <sub>11</sub>	1B <sub>12</sub>
Н	1A <sub>13</sub>	1A <sub>14</sub>	GND	GND	1B <sub>14</sub>	1B <sub>13</sub>
J	1A <sub>15</sub>	SAB <sub>2</sub>	$CPAB_2$	$CPBA_2$	SBA <sub>2</sub>	1B <sub>15</sub>
к	NC	$CPAB_3$	DIR <sub>2</sub>	$\overline{OE}_2$	$CPBA_3$	NC
L	2A <sub>0</sub>	SAB <sub>3</sub>	DIR <sub>3</sub>	$\overline{OE}_3$	$SBA_3$	2B <sub>0</sub>
м	2A <sub>2</sub>	2A <sub>1</sub>	GND	GND	2B <sub>1</sub>	2B <sub>2</sub>
N	2A <sub>4</sub>	2A <sub>3</sub>	V <sub>CC</sub>	V <sub>CC</sub>	2B <sub>3</sub>	2B <sub>4</sub>
Р	2A <sub>6</sub>	2A <sub>5</sub>	GND	GND	2B <sub>5</sub>	2B <sub>6</sub>
R	2A <sub>8</sub>	2A <sub>7</sub>	GND	GND	2B <sub>7</sub>	2B <sub>8</sub>
Т	2A <sub>10</sub>	2A <sub>9</sub>	V <sub>CC</sub>	V <sub>CC</sub>	2B <sub>9</sub>	2B <sub>10</sub>
U	2A <sub>12</sub>	2A <sub>11</sub>	GND	GND	2B <sub>11</sub>	2B <sub>12</sub>
۷	2A <sub>13</sub>	2A <sub>14</sub>	$CPAB_4$	$CPBA_4$	2B <sub>14</sub>	2B <sub>13</sub>
w	2A <sub>15</sub>	SAB <sub>4</sub>	DIR <sub>4</sub>	OE <sub>4</sub>	SBA <sub>4</sub>	2B <sub>15</sub>

www.fairchildsemi.com

2

,		Inp	uts			Data I/O (Note 4)			
OE <sub>1</sub>	DIR <sub>1</sub>	CPAB <sub>1</sub>	$\mathbf{CPBA}_1$	SAB <sub>1</sub>	SBA <sub>1</sub>	1A <sub>0-7</sub>	1B <sub>0-7</sub>	Output Operation Mode	
Н	Х	H or L	H or L	Х	Х			Isolation	
Н	Х	~	Х	Х	Х	Input	Input	Clock A <sub>n</sub> Data into A Register	
н	Х	Х	~	Х	Х			Clock B <sub>n</sub> Data Into B Register	
L	Н	Х	Х	L	Х			A <sub>n</sub> to B <sub>n</sub> — Real Time (Transparent Mode)	
L	н	~	Х	L	Х	Input	Output	Clock A <sub>n</sub> Data to A Register	
L	н	H or L	Х	н	Х			A Register to B <sub>n</sub> (Stored Mode)	
L	н	~	Х	н	Х			Clock $A_n$ Data into A Register and Output to $B_n$	
L	L	Х	Х	Х	L			B <sub>n</sub> to A <sub>n</sub> — Real Time (Transparent Mode)	
L	L	Х	~	Х	L	Output	Input	Clock B <sub>n</sub> Data into B Register	
L	L	Х	H or L	х	н			B Register to A <sub>n</sub> (Stored Mode)	
L	L	Х	~	Х	н			Clock B <sub>n</sub> into B Register and Output to A <sub>n</sub>	

H = HIGH Voltage Level L = LOW Voltage Level


X = Immaterial  $\mathcal{I} = LOW-to-HIGH Transition$ 


Note 3: Data I/O paths (1A and 1B: 0 - 7) is shown. This also applies to data I/O (1A and 1B: 8 - 15) and #2 control pins, to data (2A and 2B: 0 - 7) and #3 control pins, to data (2A and 2B: 8 - 15) and #4 control pins.

Note 4: The data output functions may be enabled or disabled by various signals at the  $\overline{OE}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

www.fairchildsemi.com

Downloaded from Elcodis.com electronic components distributor






5

#### **Functional Description**

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB<sub>n</sub>, SBA<sub>n</sub>) controls can multiplex stored and real-time. The examples shown below demonstrate the four fundamental bus-management functions that can be performed for data I/O 1A and 1B: 0 - 7.

**Real-Time Transfer** Bus B to Bus A OE<sub>1</sub> DIR<sub>1</sub> CPAB<sub>1</sub> CPBA<sub>1</sub> SAB<sub>1</sub> SBA<sub>1</sub> L L Х Х Х L **Transfer Storage** Data to A or B Sil **OE**₁ CPAB<sub>1</sub> CPBA<sub>1</sub> DIR₁ SAB₁ SBA<sub>1</sub> Х H or L Х н L L L н H or L Х н Х

The direction control (DIR<sub>n</sub>) determines which bus will receive data when  $\overline{OE}_n$  is LOW. In the isolation mode ( $\overline{OE}_n$  HIGH), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B, may be driven at a time.



www.fairchildsemi.com

6

н

Х

Х

Х

Х

Symbol	Parameter	Value	Conditions	Units	
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to V <sub>CC</sub> + 0.5	Output in HIGH or LOW State (Note 6)		
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA	
ок	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA	
		+50	$V_{O} > V_{CC}$	ША	
l <sub>0</sub>	DC Output Source/Sink Current	±50		mA	
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA	
GND	DC Ground Current per Ground Pin	±100		mA	
Г <sub>STG</sub>	Storage Temperature	-65 to +150		°C	

#### Recommended Operating Conditions (Note 7)

Symbol	Parameter	Min	Max	Units	
V <sub>CC</sub>	Supply Voltage	2.0	3.6	V	
		Data Retention	1.5	3.6	v
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	v
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC}=2.3V-2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$ , $V_{CC} = 3.0V$		0	10	ns/V

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 7: Unused inputs and I/Os must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
-		conditions	(V)	Min	Max	Onits
VIH	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		v
V <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \ \mu A$	2.3 - 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -8 mA	2.3	1.8		
		I <sub>OH</sub> = -12 mA	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 - 3.6		0.2	
		I <sub>OL</sub> = 8 mA	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
I	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μΑ
l <sub>oz</sub>	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.0		±3.0	μA
IOFF	Power-Off Leakage Current	$V_{I}$ or $V_{O} = 5.5V$	0		10	μA

# 74LCX32646

## DC Electrical Characteristics (Continued)

Sym	bol Parameter	Conditions	V <sub>cc</sub>	T <sub>A</sub> = -40°	Units	
Cymbol			(V)	Min	Max	••••••
ICC	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA
		$3.6V \le V_I, V_O \le 5.5V$ (Note 8)	2.3 - 3.6		±20	μΛ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 8: Outputs disabled or 3-STATE only.

#### **AC Electrical Characteristics**

			$T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $R_L = 500\Omega$						
Symbol	Parameter	$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		$V_{CC}=\textbf{2.5V}\pm\textbf{0.2V}$		Units	
Symbol	Parameter	C <sub>L</sub> =	50 pF	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		Units	
		Min	Max	Min	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	170						ns	
t <sub>PHL</sub>	Propagation Delay	1.5	5.2	1.5	6.0	1.5	6.2	ns	
t <sub>PLH</sub>	Bus to Bus	1.5	5.2	1.5	6.0	1.5	6.2	ns	
t <sub>PHL</sub>	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	ns	
t <sub>PLH</sub>	Clock to Bus	1.5	6.0	1.5	7.0	1.5	7.2	115	
t <sub>PHL</sub>	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	ns	
t <sub>PLH</sub>	Select to Bus	1.5	6.0	1.5	7.0	1.5	7.2	115	
t <sub>PZL</sub>	Output Enable Time	1.5	7.5	1.5	8.5	1.5	9.8		
t <sub>PZH</sub>		1.5	7.5	1.5	8.5	1.5	9.8	ns	
t <sub>PLZ</sub>	Output Disable Time	1.5	6.5	1.5	7.5	1.5	7.8	ns	
t <sub>PHZ</sub>		1.5	6.5	1.5	7.5	1.5	7.8	ns	
t <sub>S</sub>	Setup Time	2.5		2.5		3.0		ns	
t <sub>H</sub>	Hold Time	1.5		1.5		2.0		ns	
t <sub>W</sub>	Pulse Width	3.0		3.0		3.5		ns	


# **Dynamic Switching Characteristics**


Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C Typical	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak VOL	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v
V <sub>OLV</sub>	Quiet Output Dynamic Valley VOL	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30$ pF, $V_{IH} = 2.5$ V, $V_{IL} = 0$ V	2.5	-0.6	v

## Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC}$ = 3.3V, $V_{I}$ = 0V or $V_{CC},\ F$ = 10 MHz	20	pF


74LCX32646





www.fairchildsemi.com

10



 $Downloaded \ from \ \underline{Elcodis.com} \ electronic \ components \ distributor$