FAIRCHILD
SEMICONDUCTOR®

October 2000
Revised March 2005

74LCXH2245
Low Voltage Bidirectional Transceiver with Bushold and 26Ω Series Resistors in B Outputs

General Description

The LCXH2245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V and 3.3V) V_{CC} applications. The T/$\overline{R}$ input determines the direction of data flow through the device. The $\overline{OE}$ input disables both the A and B ports by placing them in a high impedance state. The 26Ω series resistor in the B Port output helps reduce output overshoot and undershoot.

The LCXH2245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

The LCXH2245 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

Features

- 5V tolerant control inputs
- 2.3V–3.6V V_{CC} specifications provided
- Bushold on inputs eliminates the need for external pull-up/pull-down resistors
- 7.0 ns t_{PD} max (V_{CC} = 3.3V), 10 μA I_{CC} max
- Power down high impedance outputs
- ±12 mA output drive B Port (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- Equivalent 26Ω series resistor on B Port outputs
- ESD performance:
  Human body model > 2000V
 Machine model > 200V

Ordering Code:

Order Number	Package Number	Package Description
74LCXH2245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCXH2245SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCXH2245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74LCXH2245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pb-Free package per JEDEC J-STD-020B.

Logic Symbol

Connection Diagram

Pin Descriptions

Pin Names	Description
$\overline{OE}$	Output Enable Input
T/$\overline{R}$	Transmit/Receive Input
A_0–A_7	Side A Inputs or 3-STATE Outputs (Bushold)
B_0–B_7	Side B Inputs or 3-STATE Outputs (Bushold)

GTO™ is a trademark of Fairchild Semiconductor Corporation.

© 2005 Fairchild Semiconductor Corporation   DS500409   www.fairchildsemi.com

Truth Table

Inputs		Outputs
$\overline{OE}$	$T/\overline{R}$	
L	L	Bus $B_0 - B_7$ Data to Bus $A_0 - A_7$
L	H	Bus $A_0 - A_7$ Data to Bus $B_0 - B_7$
H	X	HIGH Z State on $A_0 - A_7$, $B_0 - B_7$

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Logic Diagram

Absolute Maximum Ratings(Note 1)

Symbol	Parameter	Value	Conditions	Units
V_{CC}	Supply Voltage	−0.5 to +7.0		V
V_I	T/R, $\overline{OE}$,	−0.5 to +7.0		V
	I/O Ports	−0.5 to V_{CC} +0.5		
V_O	DC Output Voltage	−0.5 to V_{CC} + 0.5	Output in HIGH or LOW State (Note 2)	V
I_{IK}	DC Input Diode Current	−50	V_I < GND	mA
I_{OK}	DC Output Diode Current	−50	V_O < GND	mA
		+50	V_O > V_{CC}	
I_O	DC Output Source/Sink Current	±50		mA
I_{CC}	DC Supply Current per Supply Pin	±100		mA
I_{GND}	DC Ground Current per Ground Pin	±100		mA
T_{STG}	Storage Temperature	−65 to +150		°C

Recommended Operating Conditions (Note 3)

Symbol	Parameter		Min	Max	Units
V_{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	
V_I	Input Voltage		0	V_{CC}	V
V_O	Output Voltage	HIGH or LOW State	0	V_{CC}	V
		3-STATE	0	5.5	
I_{OH}/I_{OL}	Output Current in I_{OH}/I_{OL} - A Outputs	V_{CC} = 3.0V − 3.6V		±24	mA
		V_{CC} = 2.7V - 3.0V		±12	
		V_{CC} = 2.3V - 2.7V		± 8	
	Output Current in I_{OH}/I_{OL} - B Outputs	V_{CC} = 3.0V − 3.6V		±12	mA
		V_{CC} = 2.7V - 3.0V		± 8	
		V_{CC} = 2.3V - 2.7V		± 4	
T_A	Free-Air Operating Temperature		−40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V_{IN} = 0.8V − 2.0V, V_{CC} = 3.0V		0	10	ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Note 3: Floating or unused control inputs must be HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	T_A = −40°C to +85°C		Units
				Min	Max	
V_{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		
V_{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	
V_{OH}	HIGH Level Output Voltage A Outputs	I_{OH} = −100 μA	2.3 - 3.6	V_{CC} − 0.2		V
		I_{OH} = −8 mA	2.3	1.8		
		I_{OH} = −12 mA	2.7	2.2		
		I_{OH} = −16 mA	3.0	2.4		
		I_{OH} = −24 mA	3.0	2.2		
V_{OH}	HIGH Level Output Voltage B Outputs	I_{OH} = −100 μA	2.3 - 3.6	V_{CC} − 0.2		V
		I_{OH} = −4 mA	2.3	1.8		
		I_{OH} = −4 mA	2.7	2.2		
		I_{OH} = −6 mA	3.0	2.4		
		I_{OH} = −8 mA	2.7	2.0		
		I_{OH} = −12 mA	3.0	2.0		

www.fairchildsemi.com

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = -40°C$ to $+85°C$ Min	Max	Units
V_{OL}	LOW Level Output Voltage A Outputs	$I_{OL} = 100\ \mu A$	2.3 – 3.6		0.2	V
		$I_{OL} = 8\ mA$	2.3		0.6	
		$I_{OL} = 12\ mA$	2.7		0.4	
		$I_{OL} = 16\ mA$	3.0		0.4	
		$I_{OL} = 24\ mA$	3.0		0.55	
V_{OL}	LOW Level Output Voltage B Outputs	$I_{OL} = 100\ \mu A$	2.3 – 3.6		0.2	V
		$I_{OL} = 4\ mA$	2.3		0.6	
		$I_{OL} = 4\ mA$	2.7		0.4	
		$I_{OL} = 6\ mA$	3.0		0.55	
		$I_{OL} = 8\ mA$	2.7		0.6	
		$I_{OL} = 12\ mA$	3.0		0.8	
I_I	Input Leakage Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		±5.0	μA
$I_{I(HOLD)}$	Bushold Input Minimum Drive Hold Current	$V_{IN} = 0.7V$	2.3	45		μA
		$V_{IN} = 1.7V$		−45		
		$V_{IN} = 0.8V$	3.0	75		
		$V_{IN} = 2.0V$		−75		
$I_{I(OD)}$	Bushold Input Over-Drive Current to Change State	(Note 5)	2.7	300		μA
		(Note 6)		−300		
		(Note 5)	3.6	450		
		(Note 6)		−450		
I_{OZ}	3-STATE I/O Leakage	$V_O = V_{CC}$ or GND $V_I = V_{IH}$ or V_{IL}	2.3 – 3.6		±5.0	μA
I_{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		10	μA
		$3.6V \le V_I, V_O \le 5.5V$ (Note 4)	2.3 – 3.6		±10	
ΔI_{CC}	Increase in I_{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μA

Note 4: Outputs disabled or 3-STATE only.

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40°C$ to $+85°C$, $R_L = 500\Omega$						Units
		$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50\ pF$		$V_{CC} = 2.7V$ $C_L = 50\ pF$		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30\ pF$		
		Min	Max	Min	Max	Min	Max	
t_{PHL} t_{PLH}	Propagation Delay A to B	1.5	8.0	1.5	9.0	1.5	9.6	ns
t_{PHL} t_{PLH}	Propagation Delay B to A	1.5	7.0	1.5	8.0	1.5	8.4	ns
t_{PZL} t_{PZH}	Output Enable Time A to B	1.5	9.5	1.5	10.5	1.5	11.0	ns
t_{PZL} t_{PZH}	Output Enable Time B to A	1.5	8.5	1.5	9.5	1.5	10.5	ns
t_{PLZ} t_{PHZ}	Output Disable Time A to B	1.5	7.5	1.5	8.5	1.5	9.0	ns
t_{PLZ} t_{PHZ}	Output Disable Time B to A	1.5	7.5	1.5	8.5	1.5	9.0	ns
t_{OSHL} t_{OSLH}	Output to Output Skew (Note 7)		1.0					ns

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25°C$ Typical	Units
V_{OLP}	Quiet Output Dynamic Peak V_{OL} B to A	$C_L = 30$ pF, $V_{IH} = 2.5V$, $V_{IL} = 0V$	2.5	0.6	V
		$C_L = 50$ pF, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	0.8	
	Quiet Output Dynamic Peak V_{OL} A to B	$C_L = 30$ pF, $V_{IH} = 2.5V$, $V_{IL} = 0V$	2.5	0.4	V
		$C_L = 50$ pF, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	0.5	
V_{OLV}	Quiet Output Dynamic Valley V_{OL} B to A	$C_L = 30$ pF, $V_{IH} = 2.5V$, $V_{IL} = 0V$	2.5	−0.6	V
		$C_L = 50$ pF, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	−0.8	
	Quiet Output Dynamic Valley V_{OL} A to B	$C_L = 30$ pF, $V_{IH} = 2.5V$, $V_{IL} = 0V$	2.5	−0.4	V
		$C_L = 50$ pF, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	−0.5	

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C_{IN}	Input Capacitance	V_{CC} = Open, $V_I = 0V$ or V_{CC}	7	pF
$C_{I/O}$	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}, f = 10 MHz	25	pF

AC LOADING and WAVEFORMS Generic for LCX Family

FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)

| Test	Switch
t_{PLH}, t_{PHL}	Open
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$; and 2.7V $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$
t_{PZH}, t_{PHZ}	GND

**Waveform for Inverting and Non-Inverting Functions**

3-STATE Output High Enable and Disable Times for Logic

Propagation Delay. Pulse Width and t_{rec} Waveforms

Setup Time, Hold Time and Recovery Time for Logic

3-STATE Output Low Enable and Disable Times for Logic

t_{rise} and t_{fall}

FIGURE 2. Waveforms
(Input Characteristics; f = 1MHz, $t_r = t_f = 3ns$)

Symbol	V_{CC}		
	$3.3V \pm 0.3V$	$2.7V$	$2.5V \pm 0.2V$
V_{mi}	1.5V	1.5V	$V_{CC}/2$
V_{mo}	1.5V	1.5V	$V_{CC}/2$
V_x	$V_{OL} + 0.3V$	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$
V_y	$V_{OH} - 0.3V$	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$

Schematic Diagram Generic for LCXH Family (with Bushold)

# Physical Dimensions inches (millimeters) unless otherwise noted

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
**Package Number M20B**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

12.6±0.10 -A-

0.40 TYP

20

11

7.8

5.3±0.10 -B-

3.9

PIN #1 IDENT.

1

10

0.2 C B A
ALL LEAD TIPS

LAND PATTERN RECOMMENDATION

20 19 12 11

5.01 TYP

9.27 TYP

(2.13 TYP)

1 2 9 10

1.27 TYP

0.6 TYP

ALL LEAD TIPS

0.1 C

2.1 MAX.

-C-

1.27 TYP

1.8±0.1

0.15±0.05

0.35-0.51

⊕ 0.12 Ⓜ C A

DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL A

0.15-0.25

7° TYP

GAGE PLANE

0.25

0°-8° TYP

0.60±0.15

1.25

SEATING PLANE

DETAIL A

NOTES:
A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1

Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
Package Number MSA20

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

6.5±0.1
-A-

20   11

-C-

6.4

3.2

4.4±0.1 -B-

⬜ 0.2 C B A
ALL LEAD TIPS

1   10

PIN #1 IDENT.

4.16   7.72

1.78

0.65   0.42

LAND PATTERN RECOMMENDATION

⬜ 0.1 C
ALL LEAD TIPS

0.90 +0.15 −0.10

1.2 max

-C-

0.1±0.05

0.65

0.19−0.30
⊕ 0.10Ⓜ A Ⓑ Ⓢ CⓈ

DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL A

0.09−0.20

12.00°

R0.09min

GAGE PLANE

0 − 8°

0.25

SEATING PLANE

0.6±0.1

R0.09min

1.00

DETAIL A

NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO−153, VARIATION AC,
REF NOTE 6, DATE 7/93.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH,
AND TIE BAR EXTRUSIONS.

D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.

www.fairchildsemi.com