

February 1994 Revised April 2001

74LCX16652

Low Voltage Transceiver/Register with 5V Tolerant Inputs and Outputs

General Description

The LCX16652 contains sixteen non-inverting bidirectional bus transceivers with 3-STATE outputs providing multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function (see Functional Description).

The LCX16652 is designed for low-voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal applications.

The LCX16652 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- \blacksquare 5.7 ns t_{PD} max (V $_{CC}$ = 3.3V), 20 μA I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA output drive ($V_{CC} = 3.0V$)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} and $\overline{\text{OE}}$ tied to GND through a resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX16652MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LCX16652MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6,1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbol




Pin Descriptions

Pin Names	Description
A ₀ -A ₁₅	Data Register A Inputs/3-STATE Outputs
B ₀ -B ₁₅	Data Register B Inputs/3-STATE Outputs
CPAB _n , CPBA _n	Clock Pulse Inputs
SAB _n , SBA _n	Select Inputs
$OEAB_n$, \overline{OEBA}_n	Output Enable Inputs

© 2001 Fairchild Semiconductor Corporation

DS012005

Connection Diagram



Truth Table

(Note 2)

		Inp	uts			Inputs/0	Outputs	Operating Made
OEAB	OEBA ₁	CPAB ₁	CPBA ₁	SAB ₁	SBA ₁	A ₀ thru A ₇	B ₀ thru B ₇	Operating Mode
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н		\	Х	Х			Store A and B Data
Х	Н		H or L	Х	Х	Input	Not Specified	Store A, Hold B
Н	Н	\	\	Х	Х	Input	Output	Store A in Both Registers
L	Х	H or L	\	Х	Х	Not Specified	Input	Hold A, Store B
L	L		\	Х	Х	Output	Input	Store B in Both Registers
L	L	Х	X	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Store B Data to A Bus
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	H or L	X	Н	X			Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and
								Stored B Data to A Bus

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Note 2: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs. This also applies to data I/O (A and B: 8–15) and #2 control pins.

^{∠ =} LOW-to-HIGH Clock Transition


Functional Description


In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.


The select (SAB_n, SBA_n) controls can multiplex stored and real-time


The examples below demonstrate the four fundamental bus-management functions that can be performed with the 74LCX16652.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW-to-HIGH transitions at the appropriate Clock Inputs (CPAB $_{n}$, CPBA $_{n}$) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB $_{n}$ and $\overline{\text{OEBA}}_{n}$. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.









OEAB ₁ OEBA ₁ CPAB ₁ CPBA ₁		_
х н ᠵ х	Χ	Χ
L X X 🗸	Χ	Χ
L H \sim \sim	Χ	Χ

Absolute Maximum Ratings(Note 3) Symbol Parameter Units Value Conditions ٧ -0.5 to +7.0 Supply Voltage V_{CC} ٧ VI DC Input Voltage -0.5 to +7.0 DC Output Voltage Vo -0.5 to +7.0 Output in 3-STATE ٧ -0.5 to $V_{CC} + 0.5$ Output in HIGH or LOW State (Note 4) DC Input Diode Current -50 $V_I < GND$ mΑ V_O < GND DC Output Diode Current -50 mΑ +50 $V_O > V_{CC}$ DC Output Source/Sink Current ±50 mΑ I_{CC} DC Supply Current per Supply Pin ±100 mΑ DC Ground Current per Ground Pin ±100 mΑ I_{GND} Storage Temperature -65 to +150 °C $\mathsf{T}_{\mathsf{STG}}$

Recommended Operating Conditions (Note 5)

Symbol	Parameter	Min	Max	Units	
V_{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	v
V _I	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	v
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: I_O Absolute Maximum Rating must be observed.

Note 5: Unused (inputs or I/O's) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C$	to +85°C	Units
	i arameter	Conditions	(V)	Min	Max	Ullits
√ _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		ľ
/ _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		8.0	ľ
Voн	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		l
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		l
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 – 3.6		0.2	l
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	l
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	l
		I _{OL} = 24 mA	3.0		0.55	l
l _l	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l _{oz}	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μА
		$V_I = V_{IH}$ or V_{IL}	2.3 – 3.6		±3.0	μА
I _{OFF}	Power-Off Leakage Current	$V_{1} \text{ or } V_{O} = 5.5 V$	0		10	μΑ

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	v _{cc}	T _A = -40°0	C to +85°C	Units
C)	i didinoto.	Containone	(V)	Min	Max	O.III.O
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	μА
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 6)	2.3 – 3.6		±20	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μА

Note 6: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$							
Symbol	Parameter	$V_{CC} = 3.3V \pm 0.3V$		V _{CC} = 2.7V		$V_{CC} = 2.5V \pm 0.2V$		1	
	Parameter	C _L =	C _L = 50 pF		C _L = 50 pF		30 pF	Units	
		Min	Max	Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency	170						MHz	
t _{PHL}	Propagation Delay	1.5	5.7	1.5	6.2	1.5	6.8	no	
t _{PLH}	Bus to Bus	1.5	5.7	1.5	6.2	1.5	6.8	ns	
t _{PHL}	Propagation Delay	1.5	6.2	1.5	7.0	1.5	7.4		
t _{PLH}	Clock to Bus	1.5	6.2	1.5	7.0	1.5	7.4	ns	
t _{PHL}	Propagation Delay	1.5	6.5	1.5	7.0	1.5	7.8		
t _{PLH}	Select to Bus	1.5	6.5	1.5	7.0	1.5	7.8	ns	
t _{PZL}	Output Enable Time	1.5	7.0	1.5	8.0	1.5	9.1		
t_{PZH}		1.5	7.0	1.5	8.0	1.5	9.1	ns	
t _{PLZ}	Output Disable Time	1.5	6.5	1.5	7.0	1.5	7.8		
t_{PHZ}		1.5	6.5	1.5	7.0	1.5	7.8	ns	
t _S	Setup Time	2.5		2.5		3.0		ns	
t _H	Hold Time	1.5		1.5		2.0		ns	
t _W	Pulse Width	3.0		3.0		3.5		ns	
toshl	Output to Output Skew (Note 7)		1.0						
toslh			1.0					ns	

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = 25^{\circ}C$	Units
Oyillboi	i arameter	Conditions	(V)	Typical	Oille
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
İ		$C_L = 30 \text{ pF, V}_{IH} = 2.5 \text{V, V}_{IL} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f = 10$ MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V
t_{PZH},t_{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_R = t_F = 3ns$)

Symbol		V _{CC}	
Cymbol	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V
V _{mi}	1.5V	1.5V	V _{CC} /2
V _{mo}	1.5V	1.5V	V _{CC} /2
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V
V.,	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} - 0.15V







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com