FAIRCHILD

SEMICONDUCTOR

74LCX162244 Low Voltage 16-Bit Buffer/Line Driver with 26Ω Series Resistors in Outputs

General Description

The LCX162244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The LCX162244 is designed for low voltage (2.5V or 3.3V) $\rm V_{CC}$ applications with capability of interfacing to a 5V signal environment.

In addition, the outputs include equivalent 26 Ω (nominal) series resistors to reduce overshoot and undershoot and are designed to sink/source up to 12 mA at V_{CC} = 3.0V.

The LCX162244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- Outputs include equivalent series resistance of 26Ω to make external termination resistors unnecessary and reduce overshoot and undershoot
- 5.3 ns t_{PD} max (V_{CC} = 3.0V), 20 μA I_{CC} max
- Power down high impedance inputs and outputs
- ±12 mA output drive ($V_{CC} = 3.0V$)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V Machine model > 200V


Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Order Number	Package Number	Package Description
74LCX162244GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74LCX162244MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX162244MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol

Ordering Code



www.fairchildsemi.com

'4LCX162244 Low Voltage 16-Bit Buffer/Line Driver with 26 Ω Series Resistors in Outputs

74LCX162244

Connection Diagrams

Pin Assignment for SSOP and TSSOP				
~-				
0E1	$\begin{array}{cccc} & 48 & \overline{OE}_2 \\ & 2 & 47 & I_0 \\ \end{array}$			
0 ₀ — 0 ₁ —	3 46 - I ₁			
GND -	4 45 GND			
0 ₂ —	5 44 - I ₂			
03-	6 43 - I ₃			
v _{cc} —	7 42 V _{CC}			
0 ₄ —	8 41 - I ₄			
0 ₅ —	9 40 - 1 ₅			
GND —	10 39 GND 11 38 Is			
0 ₆ — 0 ₇ —	11 38 - I ₆ 12 37 - I ₇			
0 ₈ —	13 36 - I ₈			
0 ₉ —	14 35 ig			
GND —	15 34 GND			
0 ₁₀ —	16 33 – I ₁₀			
0 ₁₁ -	17 32 1 ₁₁			
v _{cc} —	18 31 – V _{CC}			
0 ₁₂ —	19 30 — I ₁₂			
0 ₁₃ — GND —	20 29 1 ₁₃ 21 28 GND			
0 ₁₄ —	21 28 GND 22 27 I ₁₄			
0 ₁₅	23 26 - I ₁₅			
	24 25 0E ₃			
Pin As	ssignment for FBGA			
_	1 2 3 4 5 6			
2</th <th>000000</th> <th></th>	000000			
A B	000000			
▼ B C	000000			
B	000000			
в С	000000			
B C	000000 000000 000000			
Е D С В	000000 000000 000000 000000			
F E D C B	000000 000000 000000 000000 000000			
GFEDCB	000000 000000 000000 000000 000000 00000			
JHGFEDCB	000000 000000 000000 000000 000000 00000			

Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	OE ₂	NC	I ₀
В	O ₂	0 ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	0 ₆	0 ₅	GND	GND	1 ₅	I ₆
E	0 ₈	0 ₇	GND	GND	1 ₇	I ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	0 ₁₂	0 ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
Н	O ₁₄	O ₁₃	NC	NC	I ₁₃	I ₁₄
J	0 ₁₅	NC	\overline{OE}_4	\overline{OE}_3	NC	I ₁₅

Truth Tables

Inp	outs	Outputs
OE ₁	I ₀ –I ₃	0 ₀ –0 ₃
L	L	L
L	н	н
Н	Х	Z
Inp	outs	Outputs
OE ₂	I ₄ -I ₇	04-07
L	L	L
L	н	Н
Н	х	Z
Inp	outs	Outputs
OE ₃	I ₈ –I ₁₁	0 ₈ –0 ₁₁
L	L	L
L	н	Н
Н	Х	Z
Inp	outs	Outputs
OE ₄	I ₁₂ –I ₁₅	0 ₁₂ -0 ₁₅
L	L	L
		н
L	Н	п
L H	н х	Z


L = LOW Voltage Level X = Immaterial Z = High Impedance

Functional Description

The LCX162244 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceiver/transmitters. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins

can be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each nibble. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When \overline{OE}_n is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Logic Diagram



74LCX162244

74LCX162244

Absolute Maximum Ratings(Note 3)

Parameter Symbol Value Conditions Units -0.5 to +7.0 Supply Voltage V V_{CC} VI DC Input Voltage V -0.5 to +7.0 Vo DC Output Voltage -0.5 to +7.0 Output in 3-STATE V -0.5 to V_{CC} + 0.5 Output in HIGH or LOW State (Note 4) DC Input Diode Current -50 $V_I < GND$ mΑ \mathbf{I}_{IK} V_O < GND DC Output Diode Current -50 I_{OK} mΑ +50 $V_{O} > V_{CC}$ DC Output Source/Sink Current ±50 I_0 mΑ I_{CC} DC Supply Current per Supply Pin ±100 mΑ I_{GND} DC Ground Current per Ground Pin ±100 mΑ Storage Temperature -65 to +150 °C T_{STG}

Recommended Operating Conditions (Note 5)

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage	2.0	3.6	V	
		Data Retention	1.5	3.6	v
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	v
I _{OH} /I _{OL}	Output Current	V _{CC} = 3.0V – 3.6V		±12	
		$V_{CC} = 2.7V - 3.0V$		±8	mA
		V _{CC} = 2.3V – 2.7V		±4	
T _A	Free-Air Operating Temperature		-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: I_O Absolute Maximum Rating must be observed.

Note 5: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40$ °C to $+85$ °C		Units
Symbol	Falameter	Conditions	(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		v
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		V
		I _{OH} = -4 mA	2.3	2.3 1.8		
		I _{OH} = -4 mA	2.7	2.2		
		I _{OH} = -6 mA	3.0	2.4		
		I _{OH} = -8 mA	2.7	2.0		
		I _{OH} = -12 mA	3.0	2.0		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 - 3.6		0.2	
		I _{OL} = 4 mA	2.3		0.6	
		I _{OL} = 4 mA	2.7		0.4	V
		I _{OL} = 6 mA	3.0		0.55	ľ
		I _{OL} = 8 mA	2.7		0.6	
		I _{OL} = 12 mA	3.0		0.8	
l _l	Input Leakage Current	$0 \le V_l \le 5.5$	2.3 - 3.6		±5.0	μA
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 5.5V$ $V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.6		±5.0	μA

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol	Faranielei	Conditions	(V)	Min	Max	Units
I _{OFF}	Power-Off Leakage Current	$V_{IN} \text{ or } V_{O} = 5.5 V$	0		10	μA
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μA

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

AC Electrical Characteristics

			$\mathbf{T}_{\mathbf{A}} = -40$ °C to +85 °C, $\mathbf{R}_{\mathbf{L}} = 500 \ \Omega$					
Symbol	Parameter	V _{CC} = 3.	$3V \pm 0.3V$	V _{CC} =	2.7V	V _{CC} = 2.	$5V \pm 0.2V$	Units
		C _L =	C _L = 50 pF		C _L = 50 pF		C _L = 30 pF	
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	1.0	5.3	1.0	6.0	1.0	6.4	
t _{PLH}	Data to Output	1.0	5.3	1.0	6.0	1.0	6.4	ns
t _{PZL}	Output Enable Time	1.0	6.3	1.0	7.1	1.0	8.2	
t _{PZH}		1.0	6.3	1.0	7.1	1.0	8.2	ns
t _{PLZ}	Output Disable Time	1.0	5.4	1.0	5.7	1.0	6.5	
t _{PHZ}		1.0	5.4	1.0	5.7	1.0	6.5	ns
t _{OSHL}	Output to Output Skew (Note 8)		1.0					
tOSLH			1.0					ns

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.


Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, \text{ V}_{IH} = 3.3 \text{V}, \text{ V}_{IL} = 0 \text{V}$	3.3	0.35	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.25	v
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.35	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	-0.25	v

Capacitance

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10 MHz	20	pF


74LCX162244






74LCX162244

7





9

