## Octal 3-State Inverting Transparent Latch High-Speed Silicon-Gate CMOS

The IN74AC533 is identical in pinout to the LS/ALS533, HC/HCT533. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.

These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. The data appears as the outputs in inverted form. When Latch Enable goes low, data meeting the setup and hold time becomes latched.

The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the highimpedance state. Thus, data may be latched even when the outputs are not enabled.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: $1.0 \mu \mathrm{~A} ; 0.1 \mu \mathrm{~A} @ 25^{\circ} \mathrm{C}$
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA
- 3-State Outputs for Bus Interfacing


## LOGIC DIAGRAM



PIN 20 $=\mathrm{V}_{\mathrm{CC}}$
PIN $10=$ GND

IN74AC533


## PIN ASSIGNMENT



FUNCTION TABLE

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| Output <br> Enable | Latch <br> Enable | D | Q |
| L | H | H | L |
| L | H | L | H |
| L | L | X | no <br> change |
| H | X | X | Z |

[^0]
## MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {IN }}$ | DC Input Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\text {OuT }}$ | DC Output Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | DC Input Current, per Pin | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{OUT}}$ | DC Output Sink/Source Current, per Pin | $\pm 50$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current, $\mathrm{V}_{\mathrm{CC}}$ and GND Pins | $\pm 50$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air, Plastic DIP+ |  |  |
|  |  | 750 | mW |
| Tstg | Storage Temperature Package + | 500 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Seconds <br> (Plastic DIP or SOIC Package) | 265 to +150 | ${ }^{\circ} \mathrm{C}$ |

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

+ Derating - Plastic DIP: - $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$

$$
\text { SOIC Package: :-7mW/ }{ }^{\circ} \mathrm{C} \text { from } 65^{\circ} \text { to } 125^{\circ} \mathrm{C}
$$

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{OUT}}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature (PDIP) |  | 140 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, All Package Types | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current - High |  | -24 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Current - Low |  | 24 | mA |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time ${ }^{*}$ | (except Schmitt Inputs) | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | 0 |
|  | $\mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 0 | 150 | $\mathrm{~ns} / \mathrm{V}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 0 | 25 |  |

${ }^{*} \mathrm{~V}_{\text {IN }}$ from $30 \%$ to $70 \% \mathrm{~V}_{\mathrm{CC}}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {IN }}\right.$ or $\left.\mathrm{V}_{\text {OUT }}\right) \leq \mathrm{V}_{\mathrm{CC}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  |
| $\mathrm{V}_{\text {IH }}$ | Minimum HighLevel Input Voltage | $\mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V}$ or $\mathrm{V}_{\text {Cc }}-0.1 \mathrm{~V}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | $\begin{gathered} 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Maximum Low Level Input Voltage | $\mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V}$ or $\mathrm{V}_{\text {CC }}-0.1 \mathrm{~V}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum HighLevel Output Voltage | $\mathrm{I}_{\text {OUt }} \leq-50 \mu \mathrm{~A}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | V |
|  |  | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IV}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.56 \\ & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 2.46 \\ & 3.76 \\ & 4.76 \end{aligned}$ |  |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low- <br> Level Output Voltage | $\mathrm{I}_{\text {OUT }} \leq 50 \mu \mathrm{~A}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V |
|  |  | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.36 \\ & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \\ & 0.44 \end{aligned}$ |  |
| $\mathrm{I}_{\text {IN }}$ | Maximum Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Maximum ThreeState Leakage Current | $\begin{aligned} & \mathrm{V}_{\text {IN }}(\mathrm{OE})=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \\ & \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ | 5.5 | $\pm 0.5$ | $\pm 5.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OLD }}$ | +Minimum Dynamic Output Current | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max | 5.5 |  | 75 | mA |
| $\mathrm{I}_{\text {OHD }}$ | +Minimum Dynamic Output Current | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min | 5.5 |  | -75 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Quiescent Supply Current (per Package) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 | 8.0 | 80 | $\mu \mathrm{A}$ |

* All outputs loaded; thresholds on input associated with output under test.
+Maximum test duration 2.0 ms , one output loaded at a time.
Note: $\mathrm{I}_{\mathrm{IN}}$ and $\mathrm{I}_{\mathrm{CC}} @ 3.0 \mathrm{~V}$ are guaranteed to be less than or equal to the respective limit @ $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}{ }^{*} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limits |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $25^{\circ} \mathrm{C}$ |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay, Input D to Q (Figure 1) | $\begin{aligned} & \hline 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 14.0 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 16.0 \\ & 11.0 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay, Input D to Q (Figure 1) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{gathered} \hline 13.0 \\ 9.5 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 14.5 \\ & 10.5 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay, Latch Enable to Q (Figure 2) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 14.0 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 16.5 \\ & 11.5 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay, Latch Enable to Q (Figure 2) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 14.5 \\ & 11.0 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {Pzi }}$ | Propagation Delay, Output Enable to Q (Figure 3) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 12.5 \\ 9.5 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 14.0 \\ & 10.5 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PZL }}$ | Propagation Delay, Output Enable to Q <br> (Figure 3) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 12.5 \\ 9.5 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 14.0 \\ & 10.5 \\ & \hline \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{pHz}}$ | Propagation Delay, Output Enable to Q (Figure 3) | $\begin{aligned} & \hline 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 14.5 \\ & 11.0 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {pLZ }}$ | Propagation Delay, Output Enable to Q <br> (Figure 3) | $\begin{aligned} & 3.3 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 10.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 14.5 \\ & 11.0 \\ & \hline \end{aligned}$ | ns |
| $\mathrm{C}_{\text {IN }}$ | Maximum Input Capacitance | 5.0 | 4.5 |  | 4.5 |  | pF |


|  |  | Typical @25 ${ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 40 | pF |

*Voltage Range 3.3 V is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$
Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

TIMING REQUIREMENTS ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{t}}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}^{*} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $25^{\circ} \mathrm{C}$ | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  |
| $\mathrm{t}_{\text {su }}$ | Minimum Setup Time, Input D to Latch Enable (Figure 4) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 4.5 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Minimum Hold Time, Latch Enable to Input D (Figure 4) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{w}}$ | Minimum Pulse Width, Latch Enable (Figure 2) | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 5.0 \end{aligned}$ | ns |

*Voltage Range 3.3 V is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$
Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$


Figure 1. Switching Waveforms


Figure 3. Switching Waveforms

Figure 2. Switching Waveforms


Figure 4. Switching Waveforms

## EXPANDED LOGIC DIAGRAM



## N SUFFIX PLASTIC DIP

(MS - 001AD)


NOTES: $\quad$|  | $0.25(0.010)$ | $(M)$ |
| :--- | :--- | :--- |

1. Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions $0.25 \mathrm{~mm}(0.010)$ per side.

|  | Dimension, mm |  |
| :---: | :---: | :---: |
| Symbol | MIN | MAX |
| $\mathbf{A}$ | 24.89 | 26.92 |
| $\mathbf{B}$ | 6.1 | 7.11 |
| $\mathbf{C}$ |  | 5.33 |
| $\mathbf{D}$ | 0.36 | 0.56 |
| $\mathbf{F}$ | 1.14 | 1.78 |
| $\mathbf{G}$ | 2.54 |  |
| $\mathbf{H}$ | 7.62 |  |
| $\mathbf{J}$ | $0^{\circ}$ | $10^{\circ}$ |
| $\mathbf{K}$ | 2.92 | 3.81 |
| $\mathbf{L}$ | 7.62 | 8.26 |
| $\mathbf{M}$ | 0.2 | 0.36 |
| $\mathbf{N}$ | 0.38 |  |

## D SUFFIX SOIC

(MS - 013AC)


NOTES:

1. Dimensions A and B do not include mold flash or protrusion.
2. Maximum mold flash or protrusion $0.15 \mathrm{~mm}(0.006)$ per side for A; for B - $0.25 \mathrm{~mm}(0.010)$ per side.



|  | Dimension, mm |  |
| :---: | :---: | :---: |
| Symbol | MIN | MAX |
| $\mathbf{A}$ | 12.6 | 13 |
| $\mathbf{B}$ | 7.4 | 7.6 |
| $\mathbf{C}$ | 2.35 | 2.65 |
| $\mathbf{D}$ | 0.33 | 0.51 |
| $\mathbf{F}$ | 0.4 | 1.27 |
| $\mathbf{G}$ | 1.27 |  |
| $\mathbf{H}$ | 9.53 |  |
| $\mathbf{J}$ | $0^{\circ}$ | $8^{\circ}$ |
| $\mathbf{K}$ | 0.1 | 0.3 |
| $\mathbf{M}$ | 0.23 | 0.32 |
| $\mathbf{P}$ | 10 | 10.65 |
| $\mathbf{R}$ | 0.25 | 0.75 |


[^0]:    X = don't care
    $\mathrm{Z}=$ high impedance

