

74AC10, 74ACT10 Triple 3-Input NAND Gate

Features

■ I_{CC} reduced by 50% on 74AC only

Outputs source/sink 24mA

General Description

The AC/ACT10 contains three, 3-input NAND gates.

Ordering into	mation	
Order Number	Package Number	Package Description
74AC10SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC10SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC10MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC10PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74AC10PC_NL ⁽¹⁾	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT10SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACT10MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Ordering Information

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.

Note:

1. Use this number to order device.


Connection Diagram



Pin Description

Pin Names	Description
A _n , B _n , C _n	Inputs
Ō _n	Outputs

Logic Symbol



April 2007

©1988 Fairchild Semiconductor Corporation 74AC10, 74ACT10 Rev. 1.6

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
I _{IK}	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5V$	+20mA
VI	DC Input Voltage	–0.5V to V _{CC} + 0.5V
I _{OK}	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V _{CC} + 0.5V
Ι _Ο	DC Output Source or Sink Current	±50mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current per Output Pin	±50mA
T _{STG}	Storage Temperature	–65°C to +150°C
TJ	Junction Temperature	140°C

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	
	AC	2.0V to 6.0V
	ACT	4.5V to 5.5V
VI	Input Voltage	0V to V _{CC}
Vo	Output Voltage	0V to V _{CC}
T _A	Operating Temperature	–40°C to +85°C
$\Delta V / \Delta t$	Minimum Input Edge Rate, AC Devices:	125mV/ns
	$\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}, \rm V_{CC}$ @ 3.3V, 4.5V, 5.5V	
$\Delta V / \Delta t$	Minimum Input Edge Rate, ACT Devices:	125mV/ns
	V_{IN} from 0.8V to 2.0V, V_{CC} @ 4.5V, 5.5V	

7
4
Þ
5
Ŋ
_
,
7
2
+
2
\mathbf{O}
CT10
<u> </u>
0
-
Ξ
Ð
ω
Ĩ
F.
Ĕ
5
<u> </u>
Z
$\mathbf{\Sigma}$
AN
F
U
\mathbf{O}
G)
B
6

DC Electrical Characteristics for AC

		V _{CC}		$T_A = -$	⊦25°C	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	(V)	Conditions	Тур.	G	uaranteed Limits	Units
V _{IH}	Minimum HIGH Level Input Voltage	3.0	$V_{OUT} = 0.1V$	1.5	2.1	2.1	V
		4.5	or V _{CC} – 0.1V	2.25	3.15	3.15	1
		5.5		2.75	3.85	3.85	1
V _{IL}	Maximum LOW Level	Aximum LOW Level 3.0	$V_{OUT} = 0.1V$	1.5	0.9	0.9	V
	Input Voltage	4.5	or V _{CC} – 0.1V	2.25	1.35	1.35	1
		5.5		2.75	1.65	1.65	1
V _{OH}	Minimum HIGH Level	3.0	$I_{OUT} = -50 \mu A$	2.99	2.9	2.9	V
	Output Voltage	4.5		4.49	4.4	4.4	1
		5.5		5.49	5.4	5.4	1
			$V_{IN} = V_{IL} \text{ or } V_{IH}$:				1
		3.0	$I_{OH} = -12mA$		2.56	2.46	
		4.5	I _{OH} = -24mA		3.86	3.76	1
		5.5	$I_{OH} = -24 m A^{(2)}$		4.86	4.76	1
V _{OL}	Maximum LOW Level	3.0	Ι _{ΟUT} = 50μΑ	0.002	0.1	0.1	V
	Output Voltage	4.5]	0.001	0.1	0.1	1
		5.5		0.001	0.1	0.1	1
			$V_{IN} = V_{IL} \text{ or } V_{IH}$:				1
		3.0	$I_{OL} = 12mA$		0.36	0.44	
		4.5	$I_{OL} = 24mA$		0.36	0.44	1
		5.5	$I_{OL} = 24 m A^{(2)}$		0.36	0.44	1
$I_{\rm IN}^{(4)}$	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ or GND		±0.1	±1.0	μΑ
I _{OLD}	Minimum Dynamic	5.5	V _{OLD} = 1.65V Max.			75	mA
I _{OHD}	Output Current ⁽³⁾	5.5	V _{OHD} = 3.85V Min.			-75	mA
$I_{CC}^{(4)}$	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		2.0	20.0	μΑ

Notes:

2. All outputs loaded; thresholds on input associated with output under test.

3. Maximum test duration 2.0ms, one output loaded at a time.

4. $I_{\rm IN}$ and $I_{\rm CC}$ @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V $V_{\rm CC}.$

7
4
\triangleright
Ó
1
0
,
7
4
$\mathbf{\Sigma}$
6
Ϋ́
0
•
T
5
Ĕ
Ð
ω
Ĩ
Б
ō
Ξ
a.
7
<
2
Ζ
Ð
-
G
Gate
E.
ν μ

DC Electrical Characteristics for ACT

	Parameter	V _{cc}		$T_A = H$	-25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol		(V)	Conditions	Тур.	G	Suaranteed Limits	Units
V _{IH}	Minimum HIGH Level	4.5	$V_{OUT} = 0.1V$ or	1.5	2.0	2.0	V
	Input Voltage	5.5	V _{CC} – 0.1V	1.5	2.0	2.0	1
V _{IL}	Maximum LOW Level	4.5	$V_{OUT} = 0.1V \text{ or}$	1.5	0.8	0.8	V
	Input Voltage	5.5	V _{CC} – 0.1V	1.5	0.8	0.8	1
V _{OH}	Minimum HIGH Level	4.5	I _{OUT} = -50μA	4.49	4.4	4.4	V
	Output Voltage	5.5		5.49	5.4	5.4	
			$V_{IN} = V_{IL} \text{ or } V_{IH}$:				
		4.5	$I_{OH} = -24mA$		3.86	3.76	
		5.5	$I_{OH} = -24 m A^{(5)}$		4.86	4.76	
V _{OL}	Maximum LOW Level	4.5	$I_{OUT} = 50 \mu A$	0.001	0.1	0.1	V
	Output Voltage	5.5		0.001	0.1	0.1	
			$V_{IN} = V_{IL} \text{ or } V_{IH}$:				
		4.5	I _{OL} = 24mA		0.36	0.44	
		5.5	I _{OL} = 24mA ⁽⁵⁾		0.36	0.44	
I _{IN}	Maximum Input Leakage Current	5.5	$V_I = V_{CC}, GND$		±0.1	±1.0	μA
I _{CCT}	Maximum I _{CC} /Input	5.5	$V_{I} = V_{CC} - 2.1V$	0.6		1.5	mA
I _{OLD}	Minimum Dynamic	5.5	V _{OLD} = 1.65V Max.			75	mA
I _{OHD}	Output Current ⁽⁶⁾	5.5	V _{OHD} = 3.85V Min.			-75	mA
I _{CC}	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA

Notes:

5. All outputs loaded; thresholds on input associated with output under test.

6. Maximum test duration 2.0ms, one output loaded at a time.

AC Electrical Characteristics for AC

			T _A = +25°C, C _L = 50pF		C _L = 50pF C _L = 50pF			
Symbol	Parameter	V _{CC} (V) ⁽⁷⁾	Min.	Тур.	Max.	Min.	Max.	Units
t _{PLH}	Propagation Delay	3.3	1.5	6.0	9.5	1.0	10.5	ns
		5.0	1.5	4.5	7.0	1.0	8.0	
t _{PHL}	Propagation Delay	3.3	1.5	5.5	8.5	1.0	10.0	ns
		5.0	1.5	4.0	6.0	1.0	6.5	

Note:

7. Voltage range 3.3 is 3.3V \pm 0.3V. Voltage range 5.0 is 5.0V \pm 0.5V.

AC Electrical Characteristics for ACT

			T _A = +25°C, C _L = 50pF		C _L = 50pl		$T_A = -40^{\circ}C$ $C_L =$	to +85°C, 50pF	
Symbol	Parameter	V _{CC} (V) ⁽⁸⁾	Min.	Тур.	Max.	Min.	Max.	Units	
t _{PLH}	Propagation Delay	5.0	1.0	6.5	9.0	1.0	10.0	ns	
t _{PHL}	Propagation Delay	5.0	1.0	6.5	9.0	1.0	9.5	ns	

Note:


8. Voltage Range 5.0 is $5.0V \pm 0.5V$.

Capacitance

Symbol	Parameter	Conditions	Тур.	Units
C _{IN}	Input Capacitance	V _{CC} = OPEN	4.5	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 5.0V$	25.0	pF

Physical Dimensions


Dimensions are in inches (millimeters) unless otherwise noted.



74AC10, 74ACT10 Rev. 1.6

Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.




©1988 Fairchild Semiconductor Corporation 74AC10, 74ACT10 Rev. 1.6



Dimensions are in millimeters unless otherwise noted.



8





U.

74AC10, 74ACT10 Triple 3-Input NAND Gate

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx®	HiSeC™	Programmable Active Droop™	TinyLogic [®]
Across the board. Around the world.™	<i>i-Lo</i> ™	QFET®	TINYOPTO™
ActiveArray™	ImpliedDisconnect [™]	QS™	TinyPower™
Bottomless™	IntelliMAX™	QT Optoelectronics [™]	TinyWire™
Build it Now™	ISOPLANAR™	Quiet Series™	TruTranslation™
CoolFET™	MICROCOUPLER™	RapidConfigure™	μSerDes™
CROSSVOLT™	MicroPak™	RapidConnect™	UHC®
CTL™	MICROWIRE™	ScalarPump™	UniFET™
Current Transfer Logic™	MSX™	SMART START™	VCX™
DOME™	MSXPro™	SPM®	Wire™
E ² CMOS™	OCX™	STEALTH™	
EcoSPARK [®]	OCXPro™	SuperFET™	
EnSigna™	OPTOLOGIC [®]	SuperSOT™-3	
FACT Quiet Series™	OPTOPLANAR [®]	SuperSOT™-6	
	PACMAN™	SuperSOT™-8	
FAST®	POP™	SyncFET™	
FASTr™	Power220 [®]	TCM™	
FPS™ ®	Power247 [®]	The Power Franchise [®]	
FRFET®	PowerEdge™		
GlobalOptoisolator™	PowerSaver™	TinyBoost™	
GTO™	PowerTrench [®]	TinyBuck™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

PRODUCT STATUS DEFINITIONS

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.