FAIRCHILD

SEMICONDUCTOR

# 74ACT18823 18-Bit D-Type Flip-Flop with 3-STATE Outputs

## **General Description**

The ACT18823 contains eighteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP), Clear (CLR), Clock Enable (EN) and Output Enable (OE) are common to each byte and can be shorted together for full 18-bit operation.

#### Features

- Broadside pinout allows for easy board layout
- Separate control logic for each byte
- Extra data width for wider address/data paths or buses carrying parity

August 1999

Revised October 1999

Outputs source/sink 24 mA


**Connection Diagram** 

■ TTL-compatible inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description			
74ACT18823SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide			
74ACT18823MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide					
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

Logic Symbol



### **Pin Descriptions**

Pin Names	Description			
Output Enable Input (Active LOW)				
CLR <sub>n</sub> Clear (Active LOW)				
ENn	Clock Enable (Active LOW)			
CPn Clock Pulse Input				
I <sub>0</sub> -I <sub>17</sub>	Inputs			
O <sub>0</sub> -O <sub>17</sub>	Outputs			

	-	
		56 - CP1
	-	
	2	55 — EN <sub>1</sub>
°° —	3	54 0
GND —	4	53 — GND
0 <sub>1</sub> —	5	52 - I <sub>1</sub>
0 <sub>2</sub> —	6	51 - I <sub>2</sub>
V <sub>cc</sub> –	7	50 — V <sub>CC</sub>
°3 —	8	49 - I <sub>3</sub>
°4 —	9	48 4
°5 —	10	47 - I <sub>5</sub>
GND —	11	46 — GND
o <sub>6</sub> —	12	45 - I <sub>6</sub>
0 <sub>7</sub> —	13	44 - I <sub>7</sub>
°8 —	14	43 - I <sub>8</sub>
0 <sub>9</sub> —	15	42 — I <sub>9</sub>
o <sub>10</sub> —	16	41 - 4 <sub>10</sub>
° <sub>11</sub> —	17	40 - I <sub>11</sub>
GND -	18	39 GND
0 <sub>12</sub> —	19	38 - I <sub>12</sub>
0 <sub>13</sub> —	20	37 - I <sub>13</sub>
ം₁₄ —	21	36 – I <sub>14</sub>
v <sub>cc</sub> –	22	35 – V <sub>CC</sub>
0 <sub>15</sub> —	23	34 - I <sub>15</sub>
0 <sub>16</sub> —	24	33 - I <sub>16</sub>
GND —	25	32 — GND
0 <sub>17</sub> —	26	31 - I <sub>17</sub>
OE <sub>2</sub> -	27	30 — EN <sub>2</sub>
CLR2 -	28	29 - CP <sub>2</sub>
l		

FACT<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS500294

www.fairchildsemi.com

#### **Functional Description**

The ACT18823 consists of eighteen D-type edge-triggered flip-flops. These have 3-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. The buffered clock  $(CP_n)$  and buffered Output Enable  $(\overline{OE}_n)$  are common to all flip-flops within that byte. The flip-flops will store the state of their individual D inputs that meet set-up and hold time requirements on the LOW-to-HIGH CPn transition. With  $\overline{OE}_n$  LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the impedance state. Operation of the  $\overline{\text{OE}}_n$  input does not affect the state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear  $(\overline{CLR}_n)$  and Clock Enable (ENn) pins. These devices are ideal for parity bus interfacing in high performance systems.

When  $\overline{\text{CLR}}_n$  is LOW and  $\overline{\text{OE}}_n$  is LOW, the outputs are LOW. When  $\overline{\text{CLR}}_n$  is HIGH, data can be entered into the flip-flops. When  $\overline{\text{EN}}_n$  is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the  $\overline{\text{EN}}_n$  is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

## **Function Table**

(Note 1)

	I	Inputs	5		Internal	Output	Function	
OE	CLR	EN	СР	I <sub>n</sub>	Q	On	Function	
Н	Х	L	\	L	L	Z	High Z	
н	х	L	~	н	н	Z	High Z	
н	L	х	х	Х	L	Z	Clear	
L	L	х	х	х	L	L	Clear	
н	н	н	х	х	NC	Z	Hold	
L	н	н	х	х	NC	NC	Hold	
н	н	L	~	L	L	Z	Load	
н	н	L	~	н	н	Z	Load	
L	н	L	~	L	L	L	Load	
L	Н	L	~	Н	Н	Н	Load	


H= HIGH Voltage Level

L= LOW Voltage Level X= Immaterial

Z= High Impedance

NC= No Change

Note 1: The table represents the logic for one byte. The two bytes are independent of each other and function identically.



#### Logic Diagrams

#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to $V_{CC}^{} + 0.5V$
DC Output Source/Sink Current (I <sub>O</sub> )	$\pm$ 50 mA
DC V <sub>CC</sub> or Ground Current	
Per Output Pin	$\pm$ 50 mA
Junction Temperature	
PDIP/SOIC	+140°C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

#### **Recommended Operating** Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	

74ACT18823

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, with-out exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

## **DC Electrical Characteristics**

0	Parameter	V <sub>CC</sub>	$V_{CC}$ $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to(V)TypGuaranteed Limits		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Halta	Conditions
Symbol		(V)			aranteed Limits	Units	
VIH	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or V <sub>CC</sub> $-0.1V$
VIL	Maximum LOW	4.5	1.5	0.8	0.8	v	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or V <sub>CC</sub> –0.1V
V <sub>OH</sub>	Minimum HIGH	4.5	4.49	4.4	4.4	v	L 50 ··· A
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \ \mu A$
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 3
V <sub>OL</sub>	Maximum LOW	4.5	0.001	0.1	0.1	v	L _ 50 ··· A
	Output Voltage	5.5	0.001	0.1	0.1	v	I <sub>OUT</sub> = 50 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 3)
I <sub>oz</sub>	Maximum 3-STATE	5.5	±0.5	±5.0	μA	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	5.5	5.5 ±0		±0.5 ±5.0		$V_{O} = V_{CC}, GND$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}, GND$
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC} \text{ or } GND$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 4)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min

Note 3: All outputs loaded; thresholds associated with output under test. Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

www.fairchildsemi.com

3

74ACT18823

### **AC Electrical Characteristics**

		v <sub>cc</sub>	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	
Symbol	Parameter	(V)						
		(Note 5)	Min	Мах	Min	Max		
f <sub>MAX</sub>	Maximum Clock	5.0	100		90		MHz	
	Frequency	5.0	100					
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	9.0	2.0	9.5		
t <sub>PLH</sub>	CP <sub>n</sub> to O <sub>n</sub>	5.0	2.0	9.0	2.0	9.5	ns	
t <sub>PHL</sub>	Propagation Delay	5.0				0.5		
	CLR <sub>n</sub> to O <sub>n</sub>	5.0	2.0	9.0	2.0	9.5	ns	
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	9.0	2.0	10.0		
t <sub>PZH</sub>		5.0	2.0	9.0	2.0	10.0	ns	
t <sub>PLZ</sub>	Output Disable Time	5.0	1.5	7.0	1.5	7.5		
t <sub>PHZ</sub>		5.0	1.5	8.0	1.5	8.5	ns	

Note 5: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.

## **AC Operating Requirements**


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>1</sub> = 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_1 = 50 \text{ pF}$	Units
ey		(Note 6)	Guaranteed Minimum		onno
t <sub>S</sub>	Setup Time, HIGH or LOW, Input to Clock	5.0	3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW, Input to Clock	5.0	1.5	1.5	ns
t <sub>S</sub>	Setup Time, HIGH or LOW, Enable to Clock	5.0	3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW, Enable to Clock	5.0	1.5	1.5	ns
t <sub>W</sub>	CP <sub>n</sub> Pulse Width, HIGH or LOW	5.0	4.0	4.0	ns
t <sub>W</sub>	CLR <sub>n</sub> Pulse Width, HIGH or LOW	5.0	4.0	4.0	ns
t <sub>rec</sub>	Recovery Time, CLR <sub>n</sub> to CP <sub>n</sub>	5.0	6.0	6.0	ns


Note 6: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Pin Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation Capacitance	95	pF	V <sub>CC</sub> = 5.0V

www.fairchildsemi.com





www.fairchildsemi.com