



## LM4934 Boomer<sup>®</sup> Audio Power Amplifier Series

## 3D Audio Sub-System with Stereo Speaker, OCL/SE Stereo Headphone, Earpiece and Mono Line Level Outputs

## **General Description**

The LM4934 is an integrated audio sub-system designed for stereo cell phone applications. Operating on a 3.3V supply, it combines a stereo speaker amplifier delivering 520mW per channel into an 8 $\Omega$  load, a stereo headphone amplifier delivering 36mW per channel into a 32 $\Omega$  load, a mono earpiece amplifier delivering 55mW into a 32 $\Omega$  load, and a line output for an external powered handsfree speaker. It integrates the audio amplifiers, volume control, mixer, power management control, and National 3D enhancement all into a single package. In addition, the LM4934 routes and mixes the stereo and mono inputs into multiple distinct output modes. The LM4934 features an I2S serial interface for full range audio and an I2C/SPI compatible interface for control.

Boomer audio power amplifiers are designed specifically to provide high quality output power with a minimal amount of external components.

## **Key Specifications**

P <sub>OUT</sub> , Stereo BTL, 8Ω, 3.3V,	
1% THD+N	520mW (typ)
P <sub>OUT</sub> HP, 32Ω, 3.3V, 1% THD+N	36mW (typ)
P <sub>OUT</sub> Mono Earpiece, 32Ω, 3.3V,	
1% THD+N	55mW (typ)
Shutdown current	0.6µA (typ)
DAC SNR	95dB (typ)

## Features

- 18-bit stereo DAC
- Multiple distinct output modes
- Stereo speaker amplifier
- Stereo headphone amplifier
- Mono earpiece amplifier
- Mono Line Output for external handsfree carkit
- Independent Left, Right, headphone and Mono speaker volume controls
- National 3D enhancement with programmable effect level
- I<sup>2</sup>C/SPI (selectable) compatible interface
- Ultra low shutdown current
- Click and Pop Suppression circuit

## Applications

- Cell Phones
- PDAs

Boomer® is a registered trademark of National Semiconductor Corporation.

Block Diagram

LM4934





FIGURE 2. Audio Sub-System with SE HP Outputs

www.national.com

2



## Pin Descriptions (Continued)

	Becomption		ucu)	
D1	AGND	А	Р	ANALOG GROUND
D2	R <sub>IN</sub>	А	I	RIGHT ANALOG IN
D3	NC	А		NO CONNECT
D4	BYPASS	А	1	HALF-SUPPLY BYPASS
D5	LINEOUT	А	0	MONO LINE OUT
D6	RHP	А	0	RIGHT HEADPHONE OUTPUT
E1	EP-	А	0	MONO EARPIECE OUT-
E2	M <sub>IN</sub>	А	I	MONO ANALOG IN
E3	L <sub>IN</sub>	А	I	LEFT ANALOG IN
E4	R3DOUT	А	I	RIGHT CHANNEL 3D OUTPUT
E5	LHP	А	0	LEFT HEADPHONE OUTPUT
E6	CHP	А	0	HEADPHONE CENTER PIN OUTPUT (1/2 VDD)
F1	AGND	А	Р	ANALOG GND
F2	EP+	А	0	MONO EARPIECE OUT+
F3	L3DIN	А	I	LEFT CHANNEL 3D INPUT
F4	L3DOUT	А	I	LEFT CHANNEL 3D OUTPUT
F5	R3DIN	А	I	RIGHT CHANNEL 3D INPUT
F6	AGND	А	Р	ANALOG GND
G1	LLS-	А	0	LEFT SPEAKER OUT-
G2	AVDD	А	Р	ANALOG SUPPLY VOLTAGE
G3	LLS+	А	0	LEFT SPEAKER OUT+
G4	RLS-	А	0	RIGHT SPEAKER OUT-
G5	AVDD	A	Р	ANALOG SUPPLY VOLTAGE
G6	RLS+	А	0	RIGHT SPEAKER OUT+

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

θ<sub>JA</sub> (RLA42) See AN-1279

## **Operating Ratings**

Analog Supply Voltage	6.0V
Digital Supply Voltage	6.0V
Storage Temperature	-65°C to +150°C
Input Voltage	-0.3V to V <sub>DD</sub> +0.3V
Power Dissipation (Note 3)	Internally Limited
ESD Susceptibility (Note 4)	2000V
ESD Susceptibility(Note 5)	200V
Junction Temperature	150°C
Thermal Resistance	

Temperature Range  $T_{MIN} \leq T_A \leq T_{MAX}$  Supply Voltage

 $-40^{\circ}C \le T_A \le +85^{\circ}C$ 

$$\begin{split} 2.7V &\leq AV_{DD} \leq 5.5V \\ 2.7V &\leq DV_{DD} \leq 4.0V \\ 2.4V &\leq l^2 CV_{DD} \leq 4.0V \end{split}$$

## Audio Amplifier Electrical Characteristics AV<sub>DD</sub> = 3.0V, DV<sub>DD</sub> = 3.0V (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	LM4	Units	
			Typical (Note 6)	Limits (Notes 7, 8)	(Limits)
		V <sub>IN</sub> = 0, No Load All Amps On + DAC, OCL	18.5	26.5	mA (max)
	Quarter Quarter	Headphone Mode Only, OCL	5.6	8	mA (max)
I <sub>DD</sub>	Supply Current	Stereo Speaker Mode Only	12	19.5	mA (max)
		Mono Speaker Mode Only	5.9	8	mA (max)
		DAC Off, All Amps On, OCL	14.6	22	mA (max)
I <sub>SD</sub>	Shutdown Current		0.6	2	µA (max)
		Speaker; THD = 1%; f = 1kHz, 8Ω BTL	420	370	mW (min)
Po	Output Power	Headphone; THD = 1%; f = 1kHz, $32\Omega$ SE	27	24	mW (min)
		Earpiece; THD = 1%; f = 1kHz, $32\Omega$ BTL	45	40	mW (min)
V <sub>FS DAC</sub>	Full Scale DAC Output		2.4		Vpp
		Speaker; $P_O = 200$ mW; f = 1kHz, 8 $\Omega$ BTL	0.04		%
THD+N	Total Harmonic Distortion	Headphone; $P_O = 10$ mW; f = 1kHz, 32 $\Omega$ SE	0.01		%
		Earpiece; $P_O = 20mW$ ; f = 1kHz, 32 $\Omega$ BTL	0.04		%
		Line Out; $V_{O}$ = 1Vrms; f = 1kHz, 10k $\Omega$ SE	0.004		%
		Speaker	8	55	mV (max)
V <sub>os</sub>	Offset Voltage	Earpiece	8	50	mV (max
		HP (OCL)	8	40	mV
€o	Output Noise	A = weighted; 0dB gain; See Table 1	Table 1		
PSRR	Power Supply Rejection Ratio	f = 217Hz; $V_{ripple}$ = 200m $V_{P-P}$ $C_B$ = 2.2µF; See Table 2	Table 2		

## Audio Amplifier Electrical Characteristics $AV_{DD} = 3.0V$ , $DV_{DD} = 3.0V$ (Notes 1,

#### 2) (Continued)

The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	LM4934		Units	
			Typical	Limits	(Limits)	
			(Note 6)	(Notes		
				7, 8)		
		Loudspeaker; P <sub>O</sub> = 200mW	-84		dB	
		f = 1kHz				
Xtalk	Crosstalk	Headphone; P <sub>O</sub> = 10mW	-85		dB	
Λιαικ	CIOSSIAIK	f = 1kHz; SE				
		Headphone; P <sub>O</sub> = 10mW	-60		dB	
		f = 1kHz; OCL				
т	Wake-Up Time	$C_{B} = 2.2 \mu F, CD6 = 0$	35		ms	
Τ <sub>wu</sub>	Wake-op Time	$C_{\rm B} = 2.2 \mu F, CD6 = 1$	85		ms	

## Audio Amplifier Electrical Characteristics AV<sub>DD</sub> = 5.0V, DV<sub>DD</sub> = 3.3V (Notes 1, 2)

The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

Symbol Parameter	Parameter	Conditions	LM4	934	Units
			Typical (Note 6)	Limits (Notes 7, 8)	(Limits)
		V <sub>IN</sub> = 0, No Load All Amps On - DAC	24		mA (max)
	Current Current	Headphone Mode Only	5.8		mA
I <sub>DD</sub>	Supply Current	Stereo Speaker Mode Only	17		mA
		Mono Speaker Mode Only	7		mA
		DAC Off, All Amps On	19		mA
I <sub>SD</sub>	Shutdown Current		1.6		μA
		Speaker; THD = 1%; f = 1kHz, 8Ω BTL	1.2		W
Po	Output Power	Headphone; THD = 1%; f = 1kHz, $32\Omega$ SE	80		mW
		Earpiece; THD = 1%; f = 1kHz, 32Ω BTL	175		mW
V <sub>FS DAC</sub>	Full Scale DAC Output		2.4		Vpp
		Speaker; $P_O = 500$ mW; f = 1kHz, 8 $\Omega$ BTL	0.03		%
THD+N	Total Harmonic Distortion	Headphone; $P_O = 30$ mW; f = 1kHz, 32 $\Omega$ SE	0.01		%
		Earpiece; $P_O = 40$ mW; f = 1kHz, 32 $\Omega$ BTL; CD4 = 0	0.04		%
		Line Out; $V_{O}$ = 1Vrms; f = 1kHz, 10k $\Omega$ SE	0.003		%
		Speaker	8		mV
V <sub>os</sub>	Offset Voltage	Earpiece	8		mV
		HP (OCL)	8		mV
€ <sub>O</sub>	Output Noise	A = weighted; 0dB gain; See Table 1	Table 1		

## Audio Amplifier Electrical Characteristics AV<sub>DD</sub> = 5.0V, DV<sub>DD</sub> = 3.3V (Notes 1,

#### 2) (Continued)

The following specifications apply for the circuit shown in Figure 1 with all programmable gain set at 0dB, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	LM4	LM4934	
			Typical (Note 6)	Limits (Notes 7, 8)	(Limits)
PSRR	Power Supply Rejection Ratio	f = 217Hz; $V_{ripple}$ = 200m $V_{P-P}$ $C_B$ = 2.2µF; See Table 3	Table 3		
		Loudspeaker; P <sub>O</sub> = 400mW f = 1kHz	-86		dB
Xtalk Cross	Crosstalk	Headphone; P <sub>O</sub> = 15mW f = 1kHz; OCL	-56		dB
		Headphone; P <sub>O</sub> = 15mW f = 1kHz, SE	-80		dB
	Wake Up Time	$C_{\rm B} = 2.2 \mu F, \ CD6 = 0$	45		ms
Τ <sub>WU</sub>	Wake-Up Time	$C_{\rm B} = 2.2 \mu F, \ CD6 = 1$	130		ms

## Volume Control Electrical Characteristics (Notes 1, 2)

The following specifications apply for  $3V \le AV_{DD} \le 5V$  and  $2.7V \le DV_{DD} \le 4.0V$ , unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	LM4	LM4934	
			Typical (Note 6)	Limits (Notes 7, 8)	(Limits)
	Stereo or Mono Analog Inputs	minimum gain setting	-6	-6.5 -5.5	dB (min) dB (max)
PGR	PreAmp Gain Setting Range	maximum gain setting	15	15.5 14.5	dB (max)
	Output Volume Control for Stereo	minimum gain setting, Vol = 00001	-56	-56.5 -55.5	dB (min) dB (max
	Speakers, Headphone Output, or Mono Output Range	maximum gain setting	5	4.5 5.5	dB (min) dB (max)
∆A <sub>CH-CH</sub>	Stereo Channel to Channel Gain Mismatch		0.3		dB
Δ	Mute Attenuation	V <sub>in</sub> = 1V <sub>rms</sub> , Gain = 0dB with load, Vol = 00000			
A <sub>MUTE</sub>		Headphone	<-90		dB
		Line Out	<-90		dB
R <sub>INPUT</sub>	$M_{IN}$ , $L_{IN}$ and $R_{IN}$ Input Impedance		22	18	k $\Omega$ (min)
			23	28	kΩ (max)

**Digital Section Electrical Characteristics** (Notes 1, 2) The following specifications apply for  $3V \le AV_{DD} \le 5V$  and  $2.7V \le DV_{DD} \le 4.0V$ , unless otherwise specified. Limits apply for  $T_A$ 

Symbol	Parameter	Conditions	LM	Units	
			Typical (Note 6)	Limits (Notes 7, 8)	(Limits)
DI <sub>SD</sub>	Digital Shutdown Current	Mode 0, DV <sub>DD</sub> = 3.0V	0.01		
			0.01	1	μA
DI <sub>DD</sub>	Digital Power Supply Current	$f_{MCLK} = 12MHz, DV_{DD} = 3.0V$ ALL MODES EXCEPT 0	5.3	8	mA
PLLI <sub>DD</sub>	PLL Quiescent Current	$f_{MCLK} = 12MHz, DV_{DD} = 3.0V$	4.8	6	mA
		z audio clock and 48kHz sampling freque		0	ША
R <sub>DAC</sub>	Audio DAC Ripple	20Hz - 20kHz through headphone output	+/-0.1		dB
PB <sub>DAC</sub>	Audio DAC Passband width	-3dB point	22.6		kHz
SBA <sub>DAC</sub>	Audio DAC Stop band Attenuation	Above 24kHz	76		dB
DR <sub>DAC</sub>	Audio DAC Dynamic Range	DC - 20kHz, -60dBFS; AES17 Standard See Table 4	Table 4		dB
SNR	Audio DAC-AMP Signal to Noise Ratio	A-Weighted, Signal = $V_O$ at 0dBFS, f = 1kHz Noise = digital zero, A-weighted, See Table 4	Table 4		dB
SNR <sub>DAC</sub>	Internal DAC SNR	A-weighted (Note 10)	95		dB
PLL					
f <sub>IN</sub>	Input Frequency on MCLK pin		12	10 26	MHz
SPI/I <sup>2</sup> C	-				
f <sub>SPI</sub>	Maximum SPI Frequency			4000	kHz (max
t <sub>SPISETD</sub>	SPI Data Setup Time			100	ns (max
t <sub>SPISETENB</sub>	SPI ENB Setup Time			100	ns (max
t <sub>SPIHOLDD</sub>	SPI Data Hold Time			100	ns (max
t <sub>SPIHOLDENB</sub>	SPI ENB Hold Time			100	ns (max
t <sub>SPICL</sub>	SPI Clock Low Time			125	ns (max
t <sub>SPICH</sub>	SPI Clock High Time			125	ns (max
f <sub>CLKI2C</sub>	I <sup>2</sup> C_CLK Frequency			400	kHz (max
t <sub>I2CHOLD</sub>	I <sup>2</sup> C_DATA Hold Time			100	ns (max
t <sub>I2CSET</sub>	I <sup>2</sup> C_DATA Setup Time			100	ns (max
V <sub>IH</sub>	I <sup>2</sup> C/SPI Input High Voltage		I <sup>2</sup> CV <sub>DD</sub>	0.7 x I <sup>2</sup> CV <sub>DD</sub>	V (min)
V <sub>IL</sub>	I <sup>2</sup> C/SPI Input Low Voltage		0	0.3 x I <sup>2</sup> CV <sub>DD</sub>	V (max)
I²S					
f <sub>CLKI</sub> 2S	I <sup>2</sup> S_CLK Frequency	I <sup>2</sup> S_RES = 0 I <sup>2</sup> S_RES = 1	1536 3072	6144 12288	kHz (max
	I <sup>2</sup> S_WS Duty Cycle		50	40	%
V <sub>IH</sub>	Digital Input High Voltage			0.7 x DV <sub>DD</sub>	V (min)
V <sub>IL</sub>	Digital Input Low Voltage			0.3 x DV <sub>DD</sub>	V (max)

 Note 4: Human body model: 100pF discharged through a 1.5kΩ resistor.

 Note 5: Machine model: 220pF - 240pF discharged through all pins.

allowable power dissipation is PDMAX = (TJMAX - TA) / 0 JA or the number given in Absolute Maximum Ratings, whichever is lower.

**Note 6:** Typicals are measured at 25°C and represent the parametric norm.

is given, however, the typical value is a good indication of device performance.

Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 9: Shutdown current is measured in a normal room environment.

Note 10: Internal DAC only with DAC modes 00 and 01.

#### TABLE 1. Output Noise

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>,  $\theta_{JA}$ , and the ambient temperature, T<sub>A</sub>. The maximum

Output Noise AV\_{DD} = 5V and AV\_{DD} = 3V. All gains set to 0dB. Units in  $\mu$ V. A - weighted

MODE	EP	LS	HP OCL or SE	Lineout	Units
1	22	22	11	9	μV
2	22	22	11	9	μV
3	22	22	11	9	μV
4	68	88	46	35	μV
5	38	48	24	20	μV
6	29	34	18	15	μV
7	38	48	24	20	μV

#### TABLE 2. PSRR AV<sub>DD</sub> = 3V

PSRR AV<sub>DD</sub> = 3V. f = 217Hz;  $V_{ripple}$  = 200mVp-p;  $C_{B}$  = 2.2 $\mu$ F.

MODE	EP (Typ)	LS (Typ)	LS (Limit)	HP OCL or SE	HP OCL or SE	Lineout (Typ)	Units
1	69	71		(Typ) 72	(Limit)	70	dB
1							
2	69	71	67	72	68	70	dB
3	69	71		72		70	dB
4	63	62		55		68	dB
5	69	68		61		69	dB
6	69	70		64		70	dB
7	69	68		61		69	dB

TABLE 3. PSRR AV<sub>DD</sub> = 5V

MODE	EP	LS	HP OCL or SE	Lineout	Units
	(Тур)	(Тур)	(Тур)	(Тур)	
1	68	72	71	70	dB
2	68	72	71	70	dB
3	68	72	71	70	dB
4	68	66	69	70	dB
5	68	69	70	70	dB
6	69	72	71	71	dB
7	68	69	70	70	dB

#### TABLE 4. Dynamic Range and SNR

Dynamic Range and SNR. 3V  $\leq$  AV\_{DD}  $\leq$  5V. All programmable gain set to 0dB. Units in dB.

	DR (Typ)	SNR (Typ)	Units
LS	95	85	dB
Lineout	100	87	dB

Dynamic Range and SNR.		ange and SNR (Continued) nable gain set to 0dB. Units in	dB.		
DR (Typ) SNR (Typ) Units					
HP	95	85	dB		
EP	97	87	dB		

#### **System Control**

The LM4934 is controlled via either a three wire SPI or a two wire  $I^2C$  compatible interface, selectable with the MODE pin. When MODE is cleared the device is in  $I^2C$  mode, when MODE is set the device is in SPI mode. This interface is used to configure the operating mode, interfaces, data converters, mixers and amplifiers. The LM4934 is controlled by writing 8 bit data into a series of write-only registers, the device is always a slave for both type of interfaces.

#### THREE WIRE, SPI INTERFACE (MODE = 1)





FIGURE 3. Three Wire Mode Write Bus

When the part is configured as an SPI device and the enable (ENB) line is lowered the serial data on SDI is clocked in on the rising edge of the SCK line. The protocol used is 16bit, MSB first. The upper 8 bits (15:8) are used to select an address within the device, the lower 8 bits (7:0) contain the updated data for this register.

#### TWO WIRE I<sup>2</sup>C COMPATIBLE INTERFACE (MODE = 0)



## System Control (Continued)

LM4934

When the part is configured as an  $I^2C$  device then the LM4934 will respond to one of two addresses, according to the ADDR input. If ADDR is low then the address portion of the  $I^2C$  transaction should be set to write to 0010000. When ADDR is high then the address input should be set to write to 1110000.

	A6	A5	A4	A3	A2	A1	A0
Chip Address	EC	EC	1	0	0	0	0
ADR = 0	0	0	1	0	0	0	0
ADR = 1	1	1	1	0	0	0	0

#### TABLE 5. Chip Address

EC — Externally configured by ADR pin

D7         D7           ol         0         0           ol         0         0           e Control         0         0           er         0         0           rol         0         rol           ontrol         Nucol         0           er         0         0	6 D_6 D_LEVEL_1	<b>D5</b>	2				
Mode Control       0         Output Control       0         Mono Volume Control       0         Loud Speaker       0         RightVolume and 3D       0         Headphone Left       0         Volume Control       0         Volume Control       0         Analog R & L Input       0         Analog R & L Input       0         Analog Rono & DAC       0         Ration       0         PLL M Divider       0         PLL N Divider       0         PLL N Divider       0         PLL P Divider       0         PLL P Divider       0         PLA Setup       0         Interface       0         PLA Setup       0 <th>_6 LEVEL_1</th> <th>0</th> <th><b>C</b><sup>4</sup></th> <th>L3</th> <th>D2</th> <th>D1</th> <th>DO</th>	_6 LEVEL_1	0	<b>C</b> <sup>4</sup>	L3	D2	D1	DO
Output Control       0         Mono Volume Control       0         Loud Speaker       0         LeftVolume and 3D       0         LeftVolume and 3D       0         RightVolume and 3D       0         Volume Control       0         Volume Control       0         Analog R & L Input       0         Analog R & L Input       0         Analog R & L Input       0         Input Gain Control       0         Input Gain Control       0         PLL M Divider       0         PLL N Divider       0         PLL N Divider       0         PLL P Divider       0         PLA Setup       0         Interface       0         Interface       0         Interface       0         Interface<	D_LEVEL_1		OCL	CD_3	CD_2	CD_1	CD_0
Mono Volume Control       0         Loud Speaker       0         LeftVolume and 3D       0         Gain       0         Loud Speaker       0         RightVolume and 3D       0         Control       Nanos         Loud Speaker       0         RightVolume and 3D       0         RightVolume and 3D       0         Nolume Control       0         Headphone Left       0         Volume Control       0         Analog R & L Input       0         Analog R & L Input       0         Analog R Mono & DAC       0         Input Gain Control       0         PLL N_Divider       0         PLL N_MOD Divider       0         PLL N_MOD Divider       0         PLL_P Divider       0         Interface       0         Interface       0         Interface       0         Interface       0         Interface       0	-	HP_R_ OUTPUT	HP_L_ OUTPUT	LS_R_ OUTPUT	LS_L_ OUTPUT	MONO OUTPUT	LINEOUT OUTPUT
Loud Speaker       0         LeftVolume and 3D       0         Gain       0         RightVolume and 3D       0         RightVolume and 3D       0         RightVolume and 3D       0         Nolume Control       0         Volume Control       0         Volume Control       0         Volume Control       0         Analog R & L Input       0         Plut Control       0         PLL N_Divider       0         PLL N_MOD Divider       0         PLL N_MOD Divider       0         PLL P Divider       0         PLA Setup       0         Interface       0         Interface       0         Interface       0	3D_LEVEL_1 3D_MODE	0	MONO_VOL_4	MONO_VOL_3	MONO_VOL_2	MONO_VOL_1	0_UOV_VOL_0
LeftVolume and 3D       0         Gain       0         Loud Speaker       0         RightVolume and 3D       0         RightVolume and 3D       0         Control       Headphone Left       0         Volume Control       0       0         Volume Control       0       0         Analog R & L Input       0       0         Analog R & L Input       0       0         Analog Rono & DAC       0       0         Input Gain Control       0       0         Input Gain Control       0       0         PLL M Divider       0       0         PLL N Divider       0       0         PLL P Divider       0       0         PLL P Divider       0       0         PLL P Divider       0       0         Interface       0       0         Interface       0       0         Interface       0       0	3D_MODE	3D_LEVEL_0	LS_L_VOL_4	LS_L_VOL_3	LS_L_VOL_2	LS_L_VOL_1	LS_L_VOL_0
Loud Speaker     0       RightVolume and 3D     0       Control     Control       Headphone Left     0       Volume Control     0       Volume Control     0       Volume Control     0       Analog R & L Input     0       Analog R & L Input     0       Analog Rono & DAC     0       Input Gain Control     0       Input Gain Control     0       PLL M Divider     0       PLL N Divider     0       PLL N Divider     0       PLL P Divider     0       Interface     0       Interface     0	3D_MODE						
RightVolume and 3D       Control         Control       Headphone Left       0         Headphone Left       0       Volume Control         Volume Control       Nolume Control       0         Analog R & L Input       0       0         Analog Rono & DAC       0       1         Analog Mono & DAC       0       0         Input Gain Control       R_DIV_3         ration       PLL N Divider       0         PLL N Divider       0       0         PLL N_MOD Divider       0       0         PLL_P Divider       0       0         PLL_P Divider       0       0         PLAC Setup       0       0         Interface       0       0         Interface       0       0         Interface       0       0		3D_ENABLE	LS_R_VOL_4	LS_R_VOL_3	LS_R_VOL_2	LS_R_VOL_1	LS_R_VOL_0
Headphone Left     0       Volume Control     0       Headphone Right     0       Volume Control     0       Volume Control     0       Analog R & L Input     0       Analog R & L Input     0       Gain Control     0       Input Gain Control     0       Input Gain Control     0       Input Gain Control     0       PLL N Divider     0       PLL N Divider     0       PLL N Divider     0       PLL P Divider     0       PLL State     0       Interface     0       Interface     0       Interface     0							
volume Control         volume Control           Headphone Right         0           Volume Control         Analog R & L Input           Analog R & L Input         0           Gain Control         Analog Mono & DAC           Analog Mono & DAC         0           Input Gain Control         R_DIV_3           ration         PLL M Divider         0           PLL N_MOD Divider         0         0           PLL N_WOD Divider         0         0           PLL N_MOD Divider         0         0           PLL State         0         0           Interface         0         0           Interface         0         0		0	HP_L_VOL_4	HP_L_VOL_3	HP_L_VOL_2	HP_L_VOL_1	HP_L_VOL_0
Headphone Right       0         Volume Control       Volume Control         Analog R & L Input       0         Gain Control       0         Analog Mono & DAC       0         Input Gain Control       0         Clock Configu       R_DIV_3         ration       PLL M Divider       0         PLL N_MOD Divider       0         PLL N_MOD Divider       0         PLL P Divider       0         PLL Setup       0         Interface       0         Interface       0         Interface       0         Interface       0							
Analog R & L Input       0         Gain Control       Gain Control         Analog Mono & DAC       0         Input Gain Control       N         Clock Configu       R_DIV_3         ration       0         PLL M Divider       0         PLL N Divider       0         PLL N_MOD Divider       VCO_FAST         and Dither Level       0         PLL_P Divider       0         DAC Setup       0         Interface       0         COMPENSATION_C       COMP0_7	0	0	HP_R_VOL_4	HP_R_VOL_3	HP_R_VOL_2	HP_R_VOL_1	HP_R_VOL_0
Gain Control     Analog Mono & DAC     0       Analog Mono & DAC     0     Input Gain Control       Clock Configu     R_DIV_3       ration     PLL M Divider     0       PLL N_MOD Divider     VCO_FAST       and Dither Level     0       PLL_P Divider     0       PLL N_MOD Divider     VCO_FAST       and Dither Level     0       DAC Setup     0       Interface     0       COMPENSATION_C     COMP0_7	0	ANA_R_	ANA_R_	ANA_R_	ANA_L	ANA_L	ANA_L
Analog Mono & DAC       0         Input Gain Control       R_DIV_3         Clock Configu       R_DIV_3         ration       0         PLL M Divider       0         PLL N_MOD Divider       VCO_FAST         and Dither Level       0         PLL_P Divider       0         PLL_P Divider       0         PLL_P Divider       0         DAC Setup       0         Interface       0         COMPENSATION_C       COMPO_7		GAIN_2	GAIN_1	GAIN_0	GAIN_2	_GAIN_1	_GAIN_0
Input Gain Control     R_DIV_3       Clock Configu     R_DIV_3       ration     0       PLL M Divider     0       PLL N_MOD Divider     VCO_FAST       and Dither Level     0       PLL_P Divider     0       PLL_P Divider     0       PLL_P Divider     0       PLL_P Divider     0       DAC Setup     0       Interface     0       COMPENSATION_C     COMP0_7	DIG_R_	DIG_R_					
Clock Configu     R_DIV_3       ration     nation       PLL M Divider     0       PLL N Divider     0       PLL N_MOD Divider     VCO_FAST       and Dither Level     0       PLL_D Divider     0       DAC Setup     0       Interface     0       COMPENSATION_C     COMP0_7	GAIN_1	GAIN_0	GAIN_1	GAIN_0	GAIN_2	GAIN_1	GAIN_0
ration     ration       PLL M Divider     0       PLL N Divider     PLL_N_7       PLL N_MOD Divider     VCO_FAST       and Dither Level     0       PLL_P Divider     0       DAC Setup     0       Interface     0       COMPENSATION_C     COMP0_7	R_DIV_2	R_DIV_1			AUDIO	PLL_INPUT	FAST_
PLL M Divider     0       PLL N Divider     PLL_N_7       PLL N_MOD Divider     VCO_FAST       and Dither Level     0       PLL_P Divider     0       DAC Setup     0       Interface     0       COMPENSATION_C     COMP0_7				ENABLE	_CLK_SEL		CLOCK
PLL N Divider     PLL_N_7       PLL N_MOD Divider     VCO_FAST       and Dither Level     0       PLL_P Divider     0       DAC Setup     0       Interface     0       COMPENSATION_C     COMP0_7	PLL_M_6	PLL_M_5	PLL_M_4	PLL_M_3	PLL_M_2	PLL_M_1	PLL_M_0
PLL N_MOD Divider     VCO_FAST       and Dither Level     0       PLL_P Divider     0       DAC Setup     0       Interface     0       COMPENSATION_C     COMP0_7	PLL_N_6	PLL_N_5	PLL_N_4	PLL_N_3	PLL_N_2	PLL_N_1	PLL_N_0
PLL_P Divider 0 DAC Setup 0 Interface 0 COMPENSATION_C COMP0_7	PLL_DITH_LEV_1	PLL_DITH_LEV_0	PLL_N_MOD_4	PLL_N_MOD_3	PLL_N_MOD_2	PLL_N_MOD_1	PLL_N_MOD_0
DAC Setup     0       Interface     0       COMPENSATION_C     COMP0_7		0	0	PLL_P_3	PLL_P_2	PLL_P_1	PLL_P_0
Interface 0 COMPENSATION_C COMP0_7	CUST_COMP	DITHER_ALW_ON	DITHER_OFF	MUTE_R	MUTE_L	DAC_MODE_1	DAC_MODE_0
COMPENSATION_C COMP0_7		0	0	I2C_FAST	I2S_MODE	128_RESOL	I2S_M/S
OEFF0_LSB	COMP0_6	COMP0_5	COMP0_4	COMP0_3	COMP0_2	COMP0_1	COMP0_0
11h COMPENSATION_C COMP0_15 CC OEFF0_MSB	5 COMP0_14	COMP0_13	COMP0_12	COMP0_11	COMP0_10	COMP0_9	COMP0_8
12h COMPENSATION_C COMP1_7 CC OEFF1_LSB	COMP1_6	COMP1_5	COMP1_4	COMP1_3	COMP1_2	COMP1_1	COMP1_0
-							

13

www.national.com

Syster	System Control (Continued)	inued)							
				TABLE 6. Control Registers (Continued)	Registers (Continu	ed)			
Address	Register	D7	D6	D5	D4	D3	D2	D1	DO
13h	COMPENSATION_C COMP1_15 COMP1_14 OEFF1_MSB	COMP1_15		COMP1_13	COMP1_12	COMP1_11	COMP1_10	COMP1_9	COMP1_8
14h	COMPENSATION_C COMP2_7 COMP2_6 OEFF2_LSB	COMP2_7		COMP2_5	COMP2_4	COMP2_3	COMP2_2	COMP2_1	COMP2_0
15h	COMPENSATION_C COMP2_15 COMP2_14 OEFF2_MSB	COMP2_15		COMP2_13	COMP2_12	COMP2_11	COMP2_10	COMP2_9	COMP2_8
16h	TEST_ REGISTER	RESERVED	RESERVED RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Note: All regit	Note: All registers default to 0 on initial power-up.	er-up.							

## System Controls

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		IABLE 7.	Stereo or Mono, Left	t or Right Volume Co	ntrol	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	MONO_VOL_4,	MONO_VOL_3,	MONO_VOL_2,	MONO_VOL_1,	MONO_VOL_0,	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	LS_L_VOL_4,		LS_L_VOL_2,	LS_L_VOL_1,	LS_L_VOL_0,	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	LS_R_VOL_4,	LS_R_VOL_3,	LS_R_VOL_2,	LS_R_VOL_1,	LS_R_VOL_0,	Gain (dB)
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	HP_L_VOL_4,	HP_L_VOL_3,	HP_L_VOL_2,	HP_L_VOL_1,	HP_L_VOL_0,	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	HP_R_VOL_4	HP_R_VOL_3	HP_R_VOL_2	HP_R_VOL_1	HP_R_VOL_0	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	0	0	0	0	Mute
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	0	0	0	1	-56
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	0	0	1	0	-52
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0	0	0	1	1	-48
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	0	1	0	0	-45
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	0	1	0	1	-42
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	0	1	1	0	-39
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	0	1	1	1	-36
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	1	0	0	0	-33
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	1	0	0	1	-30
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	1	0	1	0	-28
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0	1	0	1	1	-26
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	1	1	0	0	-24
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0	1	1	0	1	-22
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	1	1	1	0	-20
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0	1	1	1	1	-18
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1	0	0	0	0	-16
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1	0	0	0	1	-14
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1	0	0	1	0	-12
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	1	0	0	1	1	-10
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	0	1	0	0	-8
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	1	0	1	0	1	-6
1         1         0         0         0         -2           1         1         0         0         1         -1           1         1         0         1         0         0           1         1         0         1         0         0           1         1         0         1         1         +1	1	0	1	1	0	-4
1         1         0         0         1         -1           1         1         0         1         0         0           1         1         0         1         0         0           1         1         0         1         +1	1	0	1	1	1	-3
1         1         0         1         0         0           1         1         0         1         1         +1	1	1	0	0	0	-2
1 1 0 1 1 +1	1	1	0	0	1	-1
1 1 0 1 1 +1	1	1	0	1	0	0
1 1 1 0 0 +2	1	1	0	1		+1
	1	1	1	0	0	+2
1 1 1 0 1 +3	1	1	1	0	1	+3
1 1 1 1 0 +4	1	1	1	1	0	+4
1 1 1 1 +5	1	1	1	1	1	+5

#### TABLE 7. Stereo or Mono, Left or Right Volume Control

## System Controls (Continued)

					TABLE 8. Mix	ker Code Co	ntrol			
Mode	CD3	CD2	CD1	CD0	Mono	Mono	Loud-	Loud-	Headphone	Headphone
					Lineout	Earpiece	Speaker L	Speaker R	L	R
0	0	0	0	0	SD	SD	SD	SD	SD	SD
1	1	0	0	1	М	М	М	М	М	М
2	1	0	1	0	AL+AR	AL+AR	AL	AR	AL	AR
3	1	0	1	1	M+AL+AR	M+AL+AR	M+AL	M+AR	M+AL	M+AR
4	1	1	0	0	DL+DR	DL+DR	DL	DR	DL	DR
5	1	1	0	1	DL+DR+	DL+DR+	DL+AL	DR+AR	DL+AL	DR+AR
					AL+AR	AL+AR				
6	1	1	1	0	M+DL+AL+	M+DL+AL+	M+DL+AL	M+DR+AR	M+DL+AL	M+DR+AR
					DR+AR	DR+AR				
7	1	1	1	1	M+DL+DR	M+DL+DR	M+DL	M+DR	M+DL	M+DR

SD — Shutdown M — Mono Input AL — Analog Left Channel AR — Analog Right Channel DL — I2S DAC Left Channel

DR — I2S DAC Right Channel MUTE — Mute

Note: Power-On Default Mode is Mode 0

www.national.com

## System Controls (Continued)

#### TABLE 9. Output Control (01h)

	TABLE 9. Output Control	(011)		
Loudeneoker Left Channel	LS_L_OUTPUT = 1	LS_L_OU	TPUT = 0	
Loudspeaker Left Channel	Output On	Outpu	ut Off	
Loudspeaker Right Channel	LS_R_OUTPUT = 1	LS_R_OUTPUT = 0		
Loudspeaker hight onanner	Output On	Outpu	ut Off	
Headphone Left Channel	HP_L_OUTPUT = 1	HP_L_OU	TPUT = 0	
	Output On	OCL = 1, Output Mute	OCL = 0, Output Mute	
Headphone Right Channel	HP_R_OUTPUT = 1	HP_R_OU	ITPUT = 0	
	Output On	OCL = 1, Output Mute	OCL = 0, Output Mute	
Mono Speaker Output	MONO_OUTPUT = 1	MONO_OUTPUT = 0		
	Output On	Outpu	ut Off	
Lineout	LINEOUT_OUTPUT = 1	LINEOUT_OUTPUT = 0		
Lincour	Output On	Outpu	t Mute	
	OCL = 1	OCL	-	
Headphone Output Mode	Headphone Output set to Capless	Headphone Output	Set to Cap-coupled	
	$(CHP = 1/2 \text{ AV}_{DD})$			
	CD3 = 1	CD3	8 = 0	
All Outputs	Outputs Toggled Via Register Control	All Outp	outs Off	

#### TABLE 10. National 3D Enhancement Level Select (03h)

3D_LEVEL_1	3D_LEVEL_0	MIX RATIO
0	0	25%
0	1	40%
1	0	55%
1	1	70%

#### TABLE 11. National 3D Mode Control (04h)

3D_MODE	MODE
0	3D type 1
1	3D type 2

3D type 1:  $R_{OUT} = R_i - G * L_{OUT3D}$ ,  $L_{OUT} = L_i - G * R_{OUT3D}$ 3D type 2:  $R_{OUT} = -R_i - G * L_{OUT3D}$ ,  $L_{OUT} = L_i + G * R_{OUT3D}$ 

 $R_i = Right Input$ L<sub>i</sub> = Left Input

 $\begin{array}{l} G = 3D \mbox{ gain level (Mix Ratio)} \\ R_{OUT3D} = R_i \mbox{ through the high-pass filter } R_{3D} \mbox{ and } C_{3D} \end{array}$  $L_{OUT3D} = L_i$  through the high-pass filter  $R_{3D}$  and  $C_{3D}$ 

## System Controls (Continued)

#### TABLE 12. Analog Input Amplifier Gain Select

	5 1	•	
MONO_IN_GAIN_2	MONO_IN_GAIN_1	MONO_IN_GAIN_0	Input Gain Setting
ANA_L_GAIN_2	ANA_L_GAIN_1	ANA_L_GAIN_0	
ANA_R_GAIN_2	ANA_R_GAIN_1	ANA_R_GAIN_0	
0	0	0	-6dB
0	0	1	-3dB
0	1	0	0dB
0	1	1	3dB
1	0	0	6dB
1	0	1	9dB
1	1	0	12dB
1	1	1	15dB

#### TABLE 13. DAC Gain Select

DIG_L_GAIN_1	DIG_L_GAIN_1	Input Gain Setting
DIG_R_GAIN_1	DIG_R_GAIN_1	
0	0	–3dB
0	1	0dB
1	0	3dB
1	1	6dB

## **PLL Configuration Registers**

#### PLL M DIVIDER CONFIGURATION REGISTER

This register is used to control the input divider of the PLL.

## PLL\_M (0Ah) (Set = logic 1, Clear = logic 0)

		<b>e</b> ,	
Bits	Register	Description	
6:0	PLL_M	Programs the PLL input d	ivider to select:
		PLL_M	Divide Ratio
		0	Divider Off
		1	1
		2	1.5
		3	2
		4	2.5
			3→
		126	63.5
		127	64

NOTES:

The M divider should be set such that the output of the divider is between 0.5 and 5MHz. See the PLL setup section for details.

The divider of the M divider is derived from PLL\_M as such:

 $M = (PLL_M+1) / 2$ 

www.national.com

## PLL Configuration Registers (Continued)

PLL N DIVIDER CONFIGURATION REGISTER

This register is used to control PLL N divider.

## PLL\_N (0Bh) (Set = logic 1, Clear = logic 0)

Bits	Register	Description		
7:0	PLL_N	Programs the PLL feedback divider:		
		PLL_N	Divide Ratio	
		0	Divider Off	
		$1 \rightarrow 10$	10	
		11	11	
		12	12	
		248	248	
		249	249	
		<b>250</b> → <b>255</b>	250	

NOTES:

The divider should be set such that the output of the divider is between 0.5 and 5MHz. See the PLL setup section for details. The N divider should never be set so that (Fin/M) \* N > 55MHz (or 80MHz if FAST\_VCO is set in the PLL\_N\_MOD register).

The non-sigma-delta division of the N divider is derived from the PLL\_N as such:

 $N = PLL_N$ 

Fin /M is often referred to as F<sub>comp</sub> (Frequency of Comparison) or F<sub>ref</sub> (Reference Frequency). In this document, F<sub>comp</sub> is used.

#### PLL P DIVIDER CONFIGURATION REGISTER

This register is used to control the PLL's P divider.

## PLL\_P (0Dh) (Set = logic 1, Clear = logic 0)

Bits	Register	Description Programs the PLL input divider to select:		
3:0	PLL_P			
		PLL_P	Divide Ratio	
		0	Divider Off	
		1	1	
		2	1.5	
		3	2	
			-> 2.5	
		13	7	
		14	7.5	
		15	8	

NOTES:

The division of the P divider is derived from PLL\_P as such:

 $P = (PLL_P+1) / 2$ 

## PLL Configuration Registers (Continued)

#### PLL N MODULATOR AND DITHER SELECT CONFIGURATION REGISTER

This register is used to control the Fractional component of the PLL.

## PLL\_N\_MOD (0Ch) (Set = logic 1, Clear = logic 0)

Bits	Register		Description
4:0	PLL_N_MOD	This programs the PLL	N Modulator's fractional component:
		PLL_N_MOD	Fractional Addition
		0	0/32
		1	1/32
		$2 \rightarrow 30$	2/32 → 30/32
		31	31/32
6:5	DITHER_LEVEL	Allows control over t	the dither used by the N Modulator
		DITHER_LEVEL	DAC Sub-system Input Source
		00	Medium (32)
		01	Small (16)
		10	Large (48)
		11	Off
7	FAST_VCO	If set the VCO maximum	n and minimum frequencies are raised:
		FAST_VCO	Maximum F <sub>VCO</sub>
		0	40–55MHz
		1	55–80MHz

NOTES:

The complete N divider is a fractional divider as such:


 $N = PLL_N + (PLL_N_MOD/32)$ 

If the modulus input is zero, then the N divider is simply an integer N divider. The output from the PLL is determined by the following formula: Fout = (Fin \* N) / (M \* P)

Please see over for more details on the PLL and common settings.

## **Further Notes on PLL Programming**

The sigma-delta PLL is designed to drive audio circuits requiring accurate clock frequencies of up to 25MHz with frequency errors noise-shaped away from the audio band. The 5 bits of modulus control provide exact synchronization of 48kHz and 44.1kHz sample rates from any common clock source when the oversampling rate of the audio system is 125fs. In systems where 128x oversampling must be used (for example with an isochronous I2S data stream) a clock synchronous to the sample rate should be used as input to the PLL (typically the I2S clock). If no isochronous source is available then the PLL can be used to obtain a clock that is accurate to within typical crystal tolerances of the real sample rate.



## Example Of PII Settings For 48Khz Sample Rates

f_in (MHz)	fsamp (kHz)	М	N	Р	PLL_M	PLL_N	PLL_N_MOD	PLL_P	f_out (MHz)
11	48	11	60	5	21	60	0	9	12
12	48	5	25	5	9	25	0	9	12
12.288	48	4	19.53125	5	7	19	17	9	12
13	48	13	60	5	25	60	0	9	12
14.4	48	9	37.5	5	17	37	16	9	12
16.2	48	27	100	5	53	100	0	9	12
16.8	48	14	50	5	27	50	0	9	12
19.2	48	13	40.625	5	25	40	20	9	12
19.44	48	27	100	6	53	100	0	11	12
19.68	48	20.5	62.5	5	40	62	16	9	12
19.8	48	16.5	50	5	32	50	0	9	12

## **Example PII Settings For 44.1Khz Sample Rates**

f_in (MHz)	fsamp (kHz)	М	N	Р	PLL_M	PLL_N	PLL_N_MOD	PLL_P	f_out (MHz)
11	44.1	11	55.125	5	21	55	4	9	11.025000
11.2896	44.1	8	39.0625	5	15	39	2	9	11.025000
12	44.1	5	22.96875	5	9	22	31	9	11.025000
13	44.1	13	55.125	5	25	55	4	9	11.025000
14.4	44.1	12	45.9375	5	23	45	30	9	11.025000
16.2	44.1	9	30.625	5	17	30	20	9	11.025000
16.8	44.1	17	55.78125	5	33	55	25	9	11.025000
19.2	44.1	16	45.9375	5	31	45	30	9	11.025000
19.44	44.1	13.5	38.28125	5	26	38	9	9	11.025000
19.68	44.1	20.5	45.9375	4	40	45	30	7	11.025000
19.8	44.1	11	30.625	5	21	30	20	9	11.025000

These tables cover the most common applications, obtaining clocks for sample rates such as 22.05kHz and 192kHz should be done by changing the P divider value or the R divider in the clock configuration diagram.

If the user needs to obtain a clock unrelated to those described above, the following method is advised. An example of obtaining 11.2896 from 12.000MHz is shown below.

#### Further Notes on PLL Programming (Continued)

Choose a small range of P so that the VCO frequency is swept between 45 and 55MHz (or 60-80MHz if VCOFAST is used). Remembering that the P divider can divide by half integers. So for P =  $4.0 \rightarrow 7.0$  sweep the M inputs from  $2.5 \rightarrow 24$ . The most accurate N and N\_MOD can be calculated by:

 $N = FLOOR(((Fout/Fin)^{*}(P^{*}M)), 1)$ 

 $N_MOD = ROUND(32^*(((Fout)/Fin)^*(P^*M)-N),0)$ 

This shows that setting M = 11.5, N = 75 N\_MOD = 47 P = 7 gives a comparison frequency of just over 1MHz, a VCO frequency of just under 80MHz (so VCO\_FAST must be set) and an output frequency of 11.289596 which gives a sample rate of 44.099985443kHz, or accurate to 0.33 ppm.

Care must be taken when synchronization of isochronous data is not possible, i.e. when the PLL has to be used in the above mode. The I2S should be master on the LM4934 so that the data source can support appropriate SRC as required. This method should only be used with data being read on demand to eliminate sample rate mismatch problems.


Where a system clock exists at an integer multiple of the required DAC clock rate it is preferable to use this rather than the PLL. The LM4934 is designed to work in 8,12,16,24,32, and 48kHz modes from a 12MHz clock without the use of the PLL. This saves power and reduces clock jitter.

## **Clock Configuration Register**

This register is used to control the multiplexers and clock R divider in the clock module.

## CLOCK (09h) (Set = logic 1, Clear = logic 0)

Bits	Register		cription	
0	FAST_CLOCK		k is divided by two.	
		FAST_CLOCK	MCLK Frequency	
		0	Normal	
		1	Divided by 2	
1	PLL_INPUT	Programs the PLL in	out multiplexer to select:	
		PLL_INPUT	PLL Input Source	
		0	MCLK	
		1	I2S Input Clock	
		Selects which clock is pas	sed to the audio sub-system	
		DAC_CLK_SEL	DAC Sub-system	
2	AUDIO_CLK_SEL		Input Source	
		0	PLL Input	
		1	PLL Output	
3	PLL_ENABLE	If set enables the PLL. (MODES 4-7 only)		
7:4	R_DIV	Programs	the R divider	
		R_DIV	Divide Value	
		0000	1	
		0001	1	
		0010	1.5	
		0011	2	
		0100	2.5	
		0101	3	
		0110	3.5	
		0111	4	
		1000	4.5	
		1001	5	
		1010	5.5	
		1011	6	
		1100	6.5	
		1101	7	
		1110	7.5	
		1111	8	



By default the stereo DAC operates at 250\*fs, i.e. 12.000MHz (at the clock generator input clock) for 48kHz data. It is expected that the PLL be used to drive the audio system unless a 12.000MHz master clock is supplied. The PLL can also use the I2S clock input as a source. In this case, the audio DAC uses the clock from the output of the PLL.

## **Common Clock Settings for the DAC**

The DAC can work in 4 modes, each with different oversampling rates, 125,128,64 & 32. In normal operation 125x oversampling provides for the simplest clocking solution as it will work from 12.000MHz (common in most systems with Bluetooth or USB) at 48kHz exactly. The other modes are useful if data is being provided to the DAC from an uncontrollable isochronous source (such as a CD player, DAB, or other external digital source) rather than being decoded from memory. In this case the PLL can be used to derive a clock for the DAC from the I2S clock.

The DAC oversampling rate can be changed to allow simpler clocking strategies, this is controlled in the DAC SETUP register but the oversampling rates are as follows:

DAC MODE	Oversampling Ratio Used
00	125
01	128
10	64
11	32

The following table describes the clock required at the clock generator input for various clock sample rates in the different DAC modes:

Fs (kHz)	DAC Oversampling Ratio	Required CLock at DAC Clock Generator Input (MHz)
8	125	2
8	128	2.048
11.025	125	2.75625
11.025	128	2.8224
12	125	3
12	128	3.072
16	125	4
16	128	4.096
22.05	125	5.5125
22.05	128	5.6448
24	125	6
24	128	6.144
32	125	8
32	128	8.192

## Common Clock Settings for the DAC (Continued)

Fs (kHz)	DAC Oversampling Ratio	Required CLock at DAC Clock Generator Input (MHz)
44.1	125	11.025
44.1	128	11.2896
48	125	12
48	128	12.288
88.2	64	11.2896
96	64	12.288
176.4	32	22.5792
192	32	24.576

Methods for producing these clock frequencies are described in the PLL section.

The R divider can be used when the master clock is exactly 12.00 MHz in order to generate different sample rates. The Table below shows different sample rates supported from 12.00MHz by using only the R divider and disabling the PLL. In this way we can save power and the clock jitter will be low.

R_DIV	Divide Value	DAC Clock Generator Input Frequency <mhz></mhz>	Sample Rate Supported <khz></khz>
11	6	2	8
9	5	2.4	9.6
7	4	3	12
5	3	4	16
4	2.5	4.8	19.2
3	2	6	24
2	1.5	8	32
0	1	12	48

The R divider can also be used along with the P divider in order to create the clock needed to support low sample rates.

## **DAC Setup Register**

This register is used to configure the basic operation of the stereo DAC.

## DAC\_SETUP (0Eh) (Set = logic 1, Clear = logic 0)

Bits	Register	Description			
1:0	DAC_MODE	The DAC used in the LM4934 can operate in one of 4 oversampling modes. The modes are described as follows:			
					ollows:
		DAC_MODE	Oversampling Rate	Typical FS	Clock Required
		00	125	48KHz	12.000MHz (USB Mode)
		01	128	44.1KHz 48KHz	11.2896MHz 12.288MHz
		10	64	96KHz	12.288MHz
		11	32	192KHz	24.576MHz
2	MUTE_L	Mutes the left DAC channel on the next zero crossing. Mutes the right DAC channel on the next zero crossing.			
3	MUTE_R				
4	DITHER_OFF	If set the dither in DAC is disabled.			
5	DITHER ALWAYS_ON	If set the dither in DAC is enabled all the time.			
6	CUST_COMP	If set the DAC frequency response can be programmed manually via a 5 tap FIR			
		"compensation" filter. This can be used to enhance the frequency response of small loudspeakers or provide a crude tone control. The compensation Coefficients can be set by using registers 10h to 15h.			

## **Interface Control Register**


This register is used to control the I2S and I<sup>2</sup>C compatible interface on the chip.


## INTERFACE (0Fh) (Set = logic 1, Clear = logic 0)

Bits	Register	Description
0	I2S_MASTER_SLAVE	If set the LM4934 acts as a master
		for I2S, so both I2S clock and I2S
		word select are configured as
		outputs. If cleared the LM4934 acts
		as a slave where both I2S clock and
		word select are configured as inputs.
1	I2S_RESOLUTION	If set the I2S resolution is set to 32
		bits. If clear, resolution is set to 16
		bits. This bit only affects the I2S
		Interface in master mode. In slave
		mode the I2S Interface can support
		any I2S compatible resolution. In
		master mode the I2S resolution also
		depends on the DAC mode as the
		note below explains.
2	I2S_MODE	If set the I2S is configured in left
		justified mode timing. If clear, the
		I2S interface is configured in normal
		I2S mode timing.
3	I2C_FAST	If set enables the I2C to run in fast
		mode with an I2C clock up to
		3.4MHz. If clear the I2C speed gets
		its default value of a maximum of
		400kHz

#### NOTES:

The master I2S format depends on the DAC mode. In USB mode the number of bits per word is 25 (i.e. 2.4MHz for a 48kHz sample rate). The duty cycle is 40/60. In non-USB modes the format is 32 or 16 bits per word, depending on I2S\_RESOLTION and the duty cycle is always 50-50. In slave mode it will decode any I2S compatible data stream.





## FIR Compensation Filter Configuration Registers


These registers are used to configure the DAC's FIR compensation filter. Three 16 bit coefficients are required and must be programmed via the I2C/SPI Interface in bytes as follows:

## COMP\_COEFF (10h $\rightarrow$ 15h) (Set = logic 1, Clear = logic 0)

Address	Register	Description
10h	COMP_COEFF0_LSB	Bits [7:0] of the 1st and 5th FIR tap (C0 and C4)
11h	COMP_COEFF0_MSB	Bits [15:8] of the 1st and 5th FIR tap (C0 and C4)
12h	COMP_COEFF1_LSB	Bits [7:0] of the 2nd and 4th FIR tap (C1 and C3)
13h	COMP_COEFF1_MSB	Bits [15:8] of the 2nd and 4th FIR tap (C1 and C3)
14h	COMP_COEFF2_LSB	Bits [7:0] of the 3rd FIR tap (C2)
15h	COMP_COEFF2_MSB	Bits [15:8] of the 3rd FIR tap (C2)

NOTES:

The filter must be phase linear to ensure the data keeps the correct stereo imaging so the second half of the FIR filter must be the reverse of the 1st half.





If the CUST\_COMP option in register 0Eh is not set the FIR filter will use its default values for a linear response from the DAC into the analog mixer, these values are:


DAC_OSR	C0, C4	C1, C3	C2
00	68	-412	28526
01, 10, 11	112	-580	27551


If using 96 or 192kHz data then the custom compensation may be required to obtain flat frequency responses above 24kHz. The total power of any custom filter must not exceed

that of the above examples or the filters within the DAC will clip. The coefficient must be programmed in 2's complement.













www.national.com









Downloaded from Elcodis.com electronic components distributor

LM4934

R to

5

5.5

201669J1


10k 20k

201669B6

## **Application Information**

#### I<sup>2</sup>S

The LM4934 supports both master and slave I2S transmission at either 16 or 32 bits per word at clock rates up to 3.072MHz (48kHz stereo, 32bit). The basic format is shown below:



#### FIGURE 5.

#### NATIONAL SEMICONDUCTOR 3D AUDIO ENHANCEMENT

The LM4934 utilizes a programmable gain version of National Semiconductor's 3D audio enhancement circuit. This allows 3D gain only (not frequency response) to be controlled via I2C/SPI in the National 3D Enhancement Level Select registers (3D1 and 3D0). Also, this circuit uses the same 3D path for both the headphone and stereo loudspeaker outputs, so the 3D effect remains constant when switching from headphone to stereo loudspeaker outputs unless changed in the registers. An added benefit of this is that the gain of the original signal is unaffected when 3D is turned on/off.

3D gain is established internally with  $R_{3D}$  (approximately  $30k\Omega$ ) and externally with  $C_{3D}$ . Typical values for  $C_{3D}$  are around  $0.22\mu$ F, but may varied for altered 3D response.

#### **Gain Considerations**

When using the mixer and 2,3,4, or 5 channels are summed into the stereo output (headphone or speaker), the gain of each individual input is automatically reduced by 1/N, where N is the number of channels being summed. This has the effect of maintaining the total signal output level for different modes (i.e.; when LIN and RIN are summed for a mono output, gain for RIN and LIN will each be reduced by 6dB). This is not true for mono output modes, like EP and lineout. For these cases, stereo inputs are treated as one input with a -6dB gain for each input before summing this with a mono input. An example of relative output levels for each mode is given below:

Mode	Mono Out	Stereo R Out	Stereo L Out
1	М	М	М
2	(AL/2)+(AR+2)	AR	AL
3	[M+(AL/2)+(AR/2)]/2	(M+AR)/2	(M+AL)/2
4	(DL/2)+(DR/2)	DR	DL
5	[(AL/2)+(AR/2)+(DL/2)+(DR/2)]/2	(AR+DR)/2	(AL+DL)/2
6	[M+(AL/2)+(AR/2)+(DL/2)+(DR/2)]/2	(M+AR+DR)/3	(M+AL+DL)/3
7	[M+(DL/2)+(DR/2)]/2	(M+DR)/2	(M+DL)/2

#### LM4934 DEMOBOARD OPERATION

**BOARD LAYOUT** 

#### DIGITAL SUPPLIES

JP14 — Digital Power DVDD

- JP14 I/O Power IOVDD
- JP14 PLL Supply PLLVDD
- JP14 USB Board Supply BBVDD
- JP14 I2C VDD

All supplies may be set independently. All digital ground is common. Jumpers may be used to connect all the digital supplies together.

S9 - connects VDD\_PLL to VDD\_D

S10 - connects VDD\_D to VDD\_IO

S11 - connects VDD\_IO to VDD\_I2C

#### Application Information (Continued)

- S12 connects VDD\_I2C to Analog VDD
- S17 connects BB\_VDD to USB3.3V (from USB board)
- S19 connects VDD\_D to USB3.3V (from USB board)
- S20 connects VDD\_D to SPDIF receiver chip

#### ANALOG SUPPLY

- JP11 Analog Supply
- S12 connects Analog VDD with Digital VDD (I2C\_VDD)
- S16 connects Analog Ground with Digital Ground
- S21 connects Analog VDD to SPDIF receiver chip

#### INPUTS

#### **Analog Inputs**

- JP2 Mono Input
- JP6 Left Input
- JP7 Right Input

#### **Digital Inputs**

- JP19 Digital Interface
- Pin 1 MCLK
- Pin 2 I2S\_CLK
- Pin 3 I2S\_SDI
- Pin 4 I2S\_WS
- JP20 Toslink SPDIF Input
- JP21 Coaxial SPDIF Input

Coaxial and Toslink inputs may be toggled between by use of S25. Only one may be used at a time. Must be used in conjunction with on-board SPDIF receiver chip.

#### OUTPUTS

- JP4 Right BTL Loudspeaker Output
- JP5 Left BTL Loudspeaker Output
- JP1 Left Headphone Output (Single-Ended or OCL)
- JP3 Right Headphone Output (Single-Ended or OCL)
- P1 Stereo Headphone Jack (Same as JP1, JP2, Single-Ended or OCL)
- JP12 Mono BTL Earpiece Output
- JP8 Single-Ended Line Level Output

#### CONTROL INTERFACE

X1, X2 - USB Control Bus for I2C/SPI

#### X1

Pin 9 - Mode Select (SPI or I2C)

#### X2

Pin 1 – SDA Pin 3 – SCL Pin 15 – ADDR/END Pin 14 – USB5V Pin 16 – USB3.3V Pin 16 – USB GND

#### Application Information (Continued)

#### MISCELLANEOUS

#### **12S BUS SELECT**

S23, S24, S26, S27 – I2S Bus select. Toggles between on-board and external I2S (whether on-board SPDIF receiver is used). All jumpers must be set the same. Jumpers on top two pins selects external bus (JP19). Jumpers on bottom two pins selects on-board SPDIF receiver output.

#### HEADPHONE OUTPUT CONFIGURATION

Jumpers S1, S2, S3, and S4 are used to configure the headphone outputs for either cap-coupled outputs or output capacitorless (OCL) mode in addition to the register control internal to the LM4934 for this feature. Jumpers S1 and S3 bypass the output DC blocking capacitors when OCL mode is required. S2 connects the center amplifer HPCOUT to the headphone ring when in OCL mode. S4 connects the center ring to GND when cap-coupled mode is desired. S4 must be removed for OCL mode to function properly. Jumper settings for each mode:

OCL

- S1 = ON
- S2 = ON
- S3 = ON
- S4 = OFF

Cap-Coupled

- S1 = OFF
- S2 = OFF
- S3 = OFF
- S4 = ON

#### PLL FILTER CONFIGURATION

The LM4934 demo board comes with a simple filter setup by connecting jumpers S5 and S6. Removing these and connecting jumpers S7 and S8 will allow for an alternate PLL filter configuration to be used at R2 and C23.

#### **ON-BOARD SPDIF RECEIVER**

The SPDIF receiver present on the LM4934 demo board allows quick demonstration of the capabilities of the LM4934 by using the common SPDIF output found on most CD/DVD players today. There are some limitations in its useage, as the receiver will not work with digital supplies of less than 3V and analog supplies of less than 4V. This means low analog supply voltage testing of the LM4934 must be done on the external digital bus.

The choice of using on-board or external digital bus is made usign jumpers S23, S24, S26, and S27 as described above.


S25 selects whether the Toslink or Coaxial SPDIF input is used. The top two pins connects the toslink, the bottom two connect the coaxial input.

Power on the digital side is routed through S20 (connecting to the other digital supplies), while on the analog side it is interrupted by S21. Both jumpers must be in place for the receiver to function. The part is already configured for I2S standard outputs. Jumper S28 allows the DATA output to be pulled either high or low. Default is high (jumper on right two pins).

It may be necessary to quickly toggle S29 to reset the receiver and start it working upon initial power up.. A quick short across S29 should clear this condition.

#### LM4934 I<sup>2</sup>C/SPI INTERFACE SOFTWARE

Convenient graphical user interface software is available for demonstration purposes of the LM4934. It allows for either SPI or I<sup>2</sup>C control via either USB or parallel port connections to a Windows computer. Control options include all mode and output settings, volume controls, PLL and DAC setup, FIR setting and on-the-fly adjustment by an easy to use graphical interface. An advanced option is also present to allow direct, register-level commands. Software is available from www.national.com and is compatible with Windows operating systems of Windows 98 or more (with USB support) with the latest .NET updates from Microsoft.



## **Revision History**

Rev	Date	Description
1.0	9/22/05	Started D/S by copying LM4931 (DS201009). Did major edits.
1.1	9/27/05	Input some text/Typical/Limits on the EC tables.
1.2	10/6/05	Added table 1, 2, and 3. Input some text edits also.
1.3	10/11/05	Input more edits.
1.4	10/12/05	First WEB release of the D/S.
1.5	10/13/05	D/S was taken out of the WEB per Daniel.
1.6	10/19/05	Text edits and curves.
1.7	10/21/05	Added K6 (by Diane T.), will release to the per Daniel.
1.8	10/24/06	Fixed typos, then released to the WEB.
1.9	11/10/05	Added the internal DAC SNR (with 95dB typ) under Key Spec and into the Digital EC table.
2.0	11/15/05	Added the SNR DAC, then re-webd per Daniel.
2.1	12/14/05	Removed the WL package and replaced i with the RL.
2.2	12/19/05	Removed the WL package and replaced i with the RL package (per Veronica and Daniel A.), then released D/S to the WEB
2.3	1/19/06	Edited 20166956 (board schem, changed WL to RL), X1, X2,and X3 values.
2.4	2/13/06	Switched the labels of B3 and B2 on the Demo Board Schematic (pg 37) per Daniel.

