

LM49200

200

May 21, 2009

Boomer® Audio Power Amplifier Series

Stereo Class AB Audio Subsystem with a True Ground Headphone Amplifier

General Description

The LM49200 is a fully integrated audio subsystem with a stereo power amplifier capable of delivering 500mW of continuous average power per channel into 8Ω with 1% THD+N using a 3.3V supply. The LM49200 includes a separate stereo headphone amplifier that can deliver 35mW per channel into 32Ω .

The LM49200 has three input channels. A pair of single-ended inputs and a fully differential input channel. The LM49200 features a 32-step digital volume control on the input stage and an 8-step digital volume control on the headphone output stage.

The digital volume control and output modes are programmed through a two-wire I²C compatible interface that allows flexibility in routing and mixing audio channels.

The LM49200 is designed for cellular phone, PDA, and other portable handheld applications. The high level of integration minimizes external components. The True Ground headphone amplifier eliminates the physically large DC blocking output capacitors reducing required board space and reducing cost.

Key Specifications

■ Supply Voltage (V_{DD}) 2.7V ≤ V_{DD} ≤ 5.5V

I²C Supply Voltage 1.7V ≤ I²CV_{DD} ≤ 5.5V

Output power at V_{DD} = 5V, 1% THD+N

 $R_L = 8\Omega$ speaker 1.25W (typ)

 $R_L = 32\Omega$ headphone 38mW (typ)

Output power at V_{DD} = 3.3V, 1% THD+N $R_L = 8\Omega$ speaker 520W (typ) $R_L = 32\Omega$ headphone 38mW (typ)

■ PSRR:

 $V_{DD} = 3.3V$, 217Hz ripple, Mono In 95dB (typ)

■ Shutdown power supply current 0.02µA (typ)

Features

- Differential mono input and stereo single-ended input
- 32-step digital volume control (-80 to +18dB)
- Three independent volume channels (Left, Right, Mono)
- Separate headphone volume control
- Flexible output for speaker and headphone output
- True Ground headphone amplifier eliminates large DC blocking capacitors reducing PCB space and cost
- Receiver pass-through capability
- Soft enable function
- RF immunity topology
- "Click and Pop" suppression circuitry
- Thermal shutdown protection
- Micro-power shutdown
- I²C control interface
- Available in space-saving microSMD package

Applications

- Portable electronic devices
- Mobile Phones
- PDAs

Boomer® is a registered trademark of National Semiconductor Corporation.

Typical Application





FIGURE 1. Typical Audio Application Circuit

Connection Diagrams



XYTT
GL3

BUMP A1

Top View XY - Date Code TT - Die Traceability G- Boomer Family L3 - LM49200TL 30062751

Top View (Bump Side Down) Order Number LM49200TL, LM49200TLX See NS Package Number TLA20BBA

Ordering Information

Order Number	Package Package DWG #		Transport Media	MSL Level	Green Status
LM49200TL	20 Bump micro SMD	TLA20BBA	250 units on tape and reel	1	RoHS and no sB/Br
LM49200TLX	20 Bump micro SMD	TLA20BBA	3000 units on tape and reel	1	RoHS and no sB/Br

Bump Descriptions

Bump	Name	Pin Function	Туре
A1	ROUT-	Right Loudspeaker Negative Output	Analog Output
A2	VDD	Power Supply	Power Input
A3	MIN+	Differential Mono Positive Input	Analog Input
A4	MIN-	Differential Mono Negative Input	Analog Input
B1	ROUT+	Right Loudspeaker Positive Output	Analog Output
B2	I ² CV _{DD}	I ² C power supply	Power Input
В3	LIN	Single-ended Left Input	Analog Input
B4	RIN	Single-ended Right Input	Analog Input
C1	GND	Power Ground	Ground
C2	SCL	I ² C Clock	Digital Input
C3	BIAS	Half-Supply Bias point, capacitor bypassed	Analog Output
C4	VSSCP	Negative Charge Pump Power Supply	Analog Output
D1	LOUT+	Left Loudspeaker Negative Output	Analog Output
D2	SDA	I ² C Data	Digital Input
D3	CIN	Negative Terminal Charge Pump Flying Capacitor	Analog Output
D4	CIP	Positive Terminal Charge Pump Flying Capacitor	Analog Output
E1	LOUT-	Left Loudspeaker Positive Output	Analog Output
E2	HPR	Right Headphone Output	Analog Output
E3	HPL	Left Headphone Output	Analog Output
E4	CPGND	Charge Pump Ground	Ground

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 1) Storage Temperature -65°C to +150°C $GND - 0.3 to V_{DD} + 0.3 V$ Voltage at Any Input Pin Power Dissipation (Note 3) Internally Limited ESD Rating (Note 4) 2000V 200V ESD Rating (Note 5) Junction Temperature (T_{JMAX}) 150°C Soldering Information

220°C Infrared (15sec.) See AN-1112 "Micro SMD Wafer Level Chip Scale Package" Thermal Resistance

 θ_{JA} 45.1°C/W

Operating Ratings

Temperature Range

 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$ $T_{MIN} \le T_A \le T_{MAX}$ Supply Voltage (V_{DD}) $2.7V \le V_{DD} \le 5.5V$ Supply Voltage (I²CV_{DD}) $1.7V \le I^2CV_{DD} \le 5.5V$

 $I^2CV_{DD} \leq V_{DD}$

Electrical Characteristics $V_{DD} = 3.3V$ (Notes 1, 2) The following specifications apply for $V_{DD} = 3.3V$, $T_A = 25^{\circ}C$, all volume controls set to 0dB, unless otherwise specified.

215°C

LS = Loudspeaker, HP = Headphone.

Vapor Phase (60sec.)

			LM49200		Units	
Symbol	Parameter	Conditions	Typical (Note 6)	Limits (Note 7)	(Limits)	
		V _{IN} = 0, No Loads	(Note 0)	(Note 1)		
		EP Receiver (Output Mode Bit D4 = 1)	1.2	1.7	mA (max)	
I _{DD}	Quiescent Power Supply Current	Stereo LS only (Mode 2)	4	5.5	mA (max)	
		Stereo HP only (Mode 8)	4.5	6.4	mA (max)	
		Stereo LS + Stereo HP (Mode 10)	7.0	9.8	mA (max)	
I _{SD}	Shutdown Current		0.02	1	μΑ (max)	
V _{os}	Output Offset Voltage	$V_{\rm IN}$ = 0V, Mode 10 LS output, R _L = 8 Ω BTL HP output, R _L = 32 Ω SE	2.5 1.4	15 5	mV (max) mV (max)	
	Output Power	LS output, Mode 2, $R_L = 8\Omega$ BTL THD+N = 1%, f = 1kHz	520	450	mW (min)	
P _O		HP output, Mode 8, R_L = 32Ω SE THD+N = 1%, f = 1kHz	38	35	mW (min)	
THD+N	Total Harmonic Distortion + Noise	LS output, f = 1kHz, $R_L = 8\Omega$ BTL $P_O = 250$ mW, Mode 2	0.05		%	
THD+N	Total Harmonic Distortion + Noise	HP output, $f = 1kHz$, $R_L = 32\Omega$ SE $P_O = 12mW$, Mode 8	0.02		%	
CNID	Signal to Naiga Datia	LS output, f = 1kHz, V _{REF} = V _{OUT} (1%THD+N) Gain = 0dB, A-weighted LIN & RIN AC terminated	105		dB	
SNR	Signal-to-Noise Ratio	HP output, f = 1kHz, V _{REF} = V _{OUT} (1%THD+N) Gain = 0dB, A-weighted LIN & RIN AC terminated	101		dB	

			LM4	9200	
Symbol	Parameter	Conditions	Typical (Note 6)	Limits (Note 7)	Units (Limits)
		A-weighted, Inputs terminated to AC GND,	Output Refe	red	
		Right LS only, Mode 1	8		μV
		LS: Mode 1	8		μV
	O to this	LS: Mode 2	11		μV
OUT	Output Noise	LS: Mode 3	14		μV
		HP: Mode 4	8		μV
		HP: Mode 8	9		μV
		HP: Mode 12	11		μV
		$V_{RIPPLE} = 200 \text{mV}_{PP}$, $f_{RIPPLE} = 217 \text{Hz}$, $C_B = 2 All inputs AC terminated to GND, output reference of the control of the $			
	Power Supply Rejection Ratio	LS: Mode 1, $R_L = 8\Omega$ BTL	95		dB
PSRR		LS: Mode 2, $R_L = 8\Omega$ BTL	75		dB
		HP: Mode 4, $R_1 = 32\Omega$ SE	90		dB
		HP: Mode 8, $R_L = 32\Omega$ SE	80		dB
		f = 217Hz, V _{CM} = 1V _{P-P}			
CMRR	Common-Mode Rejection Ratio	LS: $R_L = 8\Omega$ BTL, Mode 1	60		dB
		HP: $R_L = 32\Omega$ SE, Mode 4	66		dB
.,		LS: P _O = 400mW, f = 1kHz, Mode 2	80		dB
X _{TALK}	Crosstalk	HP: P _O = 12mW, f = 1kHz, Mode 8	70		dB
-		Maximum Gain setting	12.5	10 15	$k\Omega$ (min) $k\Omega$ (max)
Z _{IN}	MIN, LIN, and RIN Input Impedance	Maximum Attenuation setting	110	90 130	$k\Omega$ (min) $k\Omega$ (max)
VOL	Digital Valuma Control Bosss	Maximum Gain	18		dB
VOL	Digital Volume Control Range	Maximum Attenuation	-80		dB
VOL	Volume Control Step Size Error		0.2		dB
т	Wales I in Time from Chuth	C _B = 2.2μF, HP, Normal Turn-On Mode	29		ms
T _{WU}	Wake-Up Time from Shutdown	C _B = 2.2μF, HP, Fast Turn-On Mode	16		ms

LS = Loudspeaker, HP = Headphone.

			LM49200		Units	
Symbol	Parameter	Conditions	Typical (Note 6)	Limits (Note 7)	(Limits)	
		V _{IN} = 0, No Loads				
	Quiescent Power Supply Current	EP Receiver (Output Mode Bit D4 = 1)	1.3	1.8	mA (max)	
I _{DD}		Stereo LS only (Mode 2)	4.2	5.9	mA (max)	
		Stereo HP only (Mode 8)	4.7	6.5	mA (max)	
		Stereo LS + Stereo HP (Mode 10)	7.3	10.1	mA (max)	
I _{SD}	Shutdown Current		0.02	1	μΑ (max)	
		V _{IN} = 0V, Mode 10			_	
V_{OS}	Output Offset Voltage	LS output, $R_L = 8\Omega$ BTL	2.5	15	mV (max)	
		HP output, R_L = 32 Ω SE	1.4	5	mV (max)	
	I.	!				

6

			LM4	9200	
Symbol	Parameter	Conditions	Typical (Note 6)	Limits (Note 7)	Units (Limits)
_		LS output, Mode 2, $R_L = 8\Omega$ BTL THD+N = 1%, f = 1kHz	1.25		W
P _o	Output Power	HP output, Mode 8, R_L = 32 Ω SE THD+N = 1%, f = 1kHz	38		mW
		LS output, f = 1kHz, $R_L = 8\Omega$ BTL $P_O = 400$ mW, Mode 2	0.05		%
THD+N	Total Harmonic Distortion + Noise	HP output, $f = 1kHz$, $R_L = 32\Omega$ SE $P_O = 12mW$, Mode 8	0.02		%
OND	Circulto Naina Datin	LS output, f = 1kHz, V _{REF} = V _{OUT} (1%THD+N) Gain = 0dB, A-weighted LIN & RIN AC terminated	109		dB
SNR Sig	Signal-to-Noise Ratio	HP output, $f = 1kHz$, $V_{REF} = V_{OUT}$ (1%THD+N) Gain = 0dB, A-weighted LIN & RIN AC terminated	101		dB
		A-weighted, Inputs terminated to AC GND,	Output Refer	red	
		Right LS only, Mode 1	8		μV
		LS: Mode 1	8		μV
	Output Noise	LS: Mode 2	11		μV
OUT	Culput Noise	LS: Mode 3	14		μV
		HP: Mode 4	8		μV
		HP: Mode 8	9		μV
		HP: Mode 12	11		μV
		V_{RIPPLE} = 200m V_{P-P} , f_{RIPPLE} = 217Hz, C_B = All inputs AC terminated to GND, output ref			
		LS: Mode 1, R _L = 8Ω BTL	90		dB
PSRR	Power Supply Rejection Ratio	LS: Mode 2, $R_1 = 8\Omega$ BTL	70		dB
		HP: Mode 4, $R_L = 32\Omega$ SE	87		dB
		HP: Mode 8, $R_L = 32\Omega$ SE	77		dB
		f = 217Hz, V _{CM} = 1V _{P-P}			
CMRR	Common-Mode Rejection Ratio	LS: $R_1 = 8\Omega$ BTL, Mode 1	60		dB
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	HP: $R_1 = 32\Omega$ SE, Mode 4	66		dB
		LS: P _O = 1W, f = 1kHz, Mode 2	80		dB
K TALK	Crosstalk	HP: P _O = 12mW, f = 1kHz, Mode 8	70		dB
		Maximum Gain setting	12.5		kΩ
Z _{IN}	MIN, LIN, and RIN Input Impedance	Maximum Attenuation setting	110		kΩ
		Maximum Gain	18		dB
/OL	Digital Volume Control Range	Maximum Attenuation	-80		dB
VOL	Volume Control Step Size Error		0.2		dB
т	Woko I In Time from Children	C _B = 2.2μF, HP, Normal Turn-On Mode	29		ms
T _{WU}	Wake-Up Time from Shutdown	C _B = 2.2μF, HP, Fast Turn-On Mode	16		ms

I2C Interface (Notes 1, 2)

The following specifications apply for V_{DD} = 5.0V and 3.3V, 2.2V \leq I²C_V_{DD} \leq 5.5V, T_A = 25°C, unless otherwise specified.

			L	Units		
Symbol	Parameter	Conditions	Typical (Note 4)	Limits (Notes 7, 8)	(Limits)	
t ₁	I ² C Clock Period			2.5	μs (min)	
t ₂	I ² C Data Setup Time			100	ns (min)	
t ₃	I ² C Data Stable Time			0	ns (min)	
t ₄	Start Condition Time			100	ns (min)	
t ₅	Stop Condition Time			100	ns (min)	
t ₆	I ² C Data Hold Time			100	ns (min)	
V _{IH}	I ² C Input Voltage High			0.7xl ² CV _{DD}	V (min)	
V _{IL}	I ² C Input Voltage Low			0.3xl ² CV _{DD}	V (max)	

I2C Interface (Notes 1, 2)

The following specifications apply for V_{DD} = 5.0V and 3.3V, 1.7V \leq I²C_V_{DD} \leq 2.2V, T_A = 25°C, unless otherwise specified.

			L	M49200	Units	
Symbol	Parameter	Conditions	Typical (Note 6)	Limits (Notes 7, 8)	(Limits)	
t ₁	I ² C Clock Period			2.5	μs (min)	
t ₂	I ² C Data Setup Time			250	ns (min)	
t ₃	I ² C Data Stable Time			0	ns (min)	
t ₄	Start Condition Time			250	ns (min)	
t ₅	Stop Condition Time			250	ns (min)	
t ₆	I ² C Data Hold Time			250	ns (min)	
V _{IH}	I ² C Input Voltage High			0.7xl ² CV _{DD}	V (min)	
V _{IL}	I ² C Input Voltage Low			0.3xl ² CV _{DD}	V (max)	

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified

Note 2: The *Electrical Characteristics* tables list guaranteed specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in *Absolute Maximum Ratings*, whichever is lower.

8

Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A.


Note 6: Typical values represent most likely parametric norms at $T_A = +25$ °C, and at the *Recommended Operation Conditions* at the time of product characterization and are not guaranteed.


Note 7: Datasheet min/max specification limits are guaranteed by test or statistical analysis.

Note 8: Refer to the I^2C timing diagram, Figure 2.


Typical Performance Characteristics

For all performance graphs, the Output Gains are set to 0dB, unless otherwise noted.






THD+N vs Frequency V_{DD} = 3.3V, R_L = 32 Ω , P_O = 12mW/Ch Mode 4, 80kHz BW




THD+N vs Frequency V_{DD} = 5V, R_L = 8Ω , P_O = 600mW Mode 1, 80kHz BW

30062764

9




THD+N vs Frequency $\begin{aligned} \text{V}_{\text{DD}} &= 3.3\text{V}, \, \text{R}_{\text{L}} = 8\Omega, \, \text{P}_{\text{O}} = 250\text{mW} \\ \text{Mode 2, 80kHz BW} \end{aligned}$




30062763


THD+N vs Frequency ${
m V_{DD}}$ = 3.3V, ${
m R_L}$ = 32 ${
m \Omega}$, ${
m P_O}$ = 12mW/Ch Mode 8, 80kHz BW




30062765


THD+N vs Frequency $V_{DD} = 5V, R_L = 8\Omega, P_O = 600mW \\ Mode 2, 80kHz BW$








THD+N vs Output Power $\label{eq:VDD} V_{DD} = 3.3V~\&~5V,~R_L = 8\Omega~BTL,~f = 1kHz\\ Mode~1,~80kHz~BW$




30062772

THD+N vs Output Power $\label{eq:VDD} V_{DD}=3.3V~\&~5V,~R_L=32\Omega,~f=1kHz\\ Mode~4,~80kHz~BW$




THD+N vs Frequency ${
m V_{DD}}$ = 5V, R_L = 32 Ω , P_O = 12mW/Ch Mode 8, 80kHz BW




30062769

THD+N vs Output Power $\label{eq:VDD} \begin{array}{l} \text{THD+N vs Output Power} \\ \text{V}_{\text{DD}} = 3.3 \text{V \& 5V, R}_{\text{L}} = 8 \Omega \text{ BTL, f} = 1 \text{kHz} \\ \text{Mode 2, 80kHz BW} \end{array}$





30062773

THD+N vs Output Power V_{DD} = 3.3V & 5V, R_L = 8 Ω , f = 1kHz Mode 5, 80kHz BW




30062774






30062771

 $\begin{array}{c} \text{PSRR vs Frequency} \\ \text{V}_{\text{DD}} = 3.3 \text{V}, \text{V}_{\text{RIPPLE}} = 200 \text{mV}_{\text{P-P}}, \text{R}_{\text{L}} = 8 \Omega \\ \text{Mode 1, 80kHz BW} \end{array}$




30062754

PSRR vs Frequency $\begin{aligned} \text{V}_{\text{DD}} = 3.3 \text{V}, \, \text{V}_{\text{RIPPLE}} = 200 \text{mV}_{\text{P-P}}, \, \text{R}_{\text{L}} = 32 \Omega \\ \text{Mode 4, 80kHz BW} \end{aligned}$




30062756

THD+N vs Output Power $\label{eq:VDD} \begin{array}{l} \text{THD+N vs Output Power} \\ \text{V}_{\text{DD}} = 3.3 \text{V \& 5V}, \, \text{R}_{\text{L}} = 8 \Omega \, \text{BTL}, \, \text{f} = 1 \text{kHz} \\ \text{Mode 10, 80kHz BW} \end{array}$




30062775

PSRR vs Frequency $V_{DD}=3.3V,\,V_{RIPPLE}=200mV_{P.P},\,R_L=8\Omega$ Mode 2, 80kHz BW





30062755

PSRR vs Frequency V_{DD} = 3.3V, V_{RIPPLE} = 200m $V_{P.P}$, R_{L} = 32 Ω Mode 8, 80kHz BW




30062757






 $\begin{array}{c} \text{PSRR vs Frequency} \\ \text{V}_{\text{DD}} = 5\text{V}, \, \text{V}_{\text{RIPPLE}} = 200\text{mV}_{\text{p.p}}, \, \text{R}_{\text{L}} = 32\Omega \\ \text{Mode 8, 80kHz BW} \end{array}$




30062761


Power Dissipation vs Output Power V_{DD} = 3.3V & 5V, R_L = 32 Ω SE Mode 12, 80kHz BW




PSRR vs Frequency V_{DD} = 5V, V_{RIPPLE} = 200m $V_{P.P}$, R_{L} = 32 Ω Mode 4, 80kHz BW




Power Dissipation vs Output Power V_{DD} = 3.3V & 5V, R_L = 8Ω BTL




30062788






30062784


$\begin{array}{c} \text{Crosstalk vs Frequency} \\ \text{V}_{\text{DD}} = 5.0\text{V}, \, \text{V}_{\text{IN}} = 1\text{V}_{\text{p-p}}, \, \text{R}_{\text{L}} = 32\Omega \\ \text{Mode 8, 80kHz BW} \end{array}$




Supply Current vs Supply Voltage No Load, Mode 12 (2 plots, output gain amps on/off)




Output Power vs Supply Voltage f = 1kHz, $R_L = 32\Omega$ SE Mode 8, 80kHz BW



Supply Current vs Supply Voltage No Load, Mode 3 (2 plots, output gain amps on/off)



Output Power vs Supply Voltage f = 1kHz, $R_L = 8\Omega$ BTL Mode 2, 80kHz BW



Application Information

I2C COMPATIBLE INTERFACE

The LM49200 is controlled through an I²C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM49200 and the master can communicate at clock rates up to 400kHz. Figure 2 shows the I²C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM49200 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (Figure 3). Each data word, device address and data, transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse (Figure 4). The LM49200 device address is 11111000.

I²C INTERFACE POWER SUPPLY PIN (I²CV_{DD})

The LM49200's I²C interface is powered up through the I²CV_{DD} pin. The LM49200's I²C interface operates at a voltage level set by the I²CV_{DD} pin which can be set independent to that of the main power supply pin V_{DD} . This is ideal whenever logic levels for the I²C interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system

I2C BUS FORMAT

The I²C bus format is shown in Figure 4. The START signal, the transition of SDA from HIGH to LOW while SCL is HIGH, is generated, alerting all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/ \overline{W} bit. R/ \overline{W} = 0 indicates the master is writing to the slave device, R/ \overline{W} = 1 indicates the master wants to read data from the slave device. Set R/ \overline{W} = 0; the LM49200 is a WRITE-ONLY device and will not respond to the R/ \overline{W} = 1. The data is latched in on the rising edge of the clock. Each address bit must be stable while SCL is HIGH. After the last address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM49200 receives the correct address, the device pulls the SDA line low, generating an acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data word is sent, the LM49200 sends another ACK bit. Following the acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high while SCL is high.




FIGURE 2. I2C Timing Diagram




FIGURE 3. Start and Stop Diagram




FIGURE 4. Start and Stop Diagram

TABLE 1. Chip Address

	A7	A6	A 5	A 4	A3	A2	A1	A0
Chip Address	1	1	1	1	1	0	0	0

TABLE 2. Control Registers

Register	D7	D6	D5	D4	D3	D2	D1	D0
Shutdown Control	0	0	0	HPR_SD (1)	0	I ² CV _{DD} _SD ⁽²⁾	Turn_On _Time ⁽³⁾	Power_On (4)
Output Mode Control	0	1	0	EP_Mode(5)		Mode_C	Control (6)	
Headphone Output Gain Control	1	0	0	0	0	HP_Gain (7)		
Mono Input Volume Control	1	0	1			Mono_Vol (8)		
Left Input Volume Control	1	1	0		Left_Vol (8)			
Right Input Volume Control	1	1	1		Right_Vol (8)			

Notes: All registers default to 0 on initial power-up.

- 1. HPR_SD: Right channel shutdown control. See Table 3.
- 2. $\rm l^2CV_{DD}$ -SD: Control Enable Function. $\rm l^2CV_{DD}$ can be used to act as a hardware reset input. See Table 3.
- 3. Turn_On_Time: Reduces the turn on time for faster activation. See Table 3.
- 4. Power_On: Master Power on bit. See Table 3.

- 5. EP_Mode: EP (Receiver) Mode control. Right loudspeaker channel can be used as earpiece path. See Table 4.
- 6. Mode_Control: Sets the output mode. See Tables 4.
- 7. HP_Gain: Sets the headphone amplifier output gain. See Table 5 $\,$
- 8. Mono_Vol/Left_Vol/Right_Vol: Sets the input volume for Mono, Left and Right inputs. See Table 6.

TABLE 3. Shutdown Control Register

Bit	Name	Value	Description	
			r shutdown control bit and sets the device to be on or off.	
	Dower On	Value	Status	
0	Power_On	n 0 Master power off, device disable.		
		1	Master power on, device enable.	
		This bit sets the tu	rn on time of the device.	
	Turn_On_Time	Value	Status	
'		0	Normal Turn-on time	
		1	Fast Turn-on time	
		This bit allows the	I ² C supply voltage to be used as a reset signal.	
		Value	Status	
2	I ² CV _{DD} _SD	0	I ² CV _{DD} acts as an active low reset input. If I ² CV _{DD} drops below 1.1V, the device resets and the I ² C registers are restored to their default state.	
		1	Normal Operation. I ² CV _{DD} voltage does not reset the device.	
		This bit is used wh	en only one channel of the headphone amplifier is needed.	
4	HPR_SD	0	Normal headphone operation.	
7	HFN_3D	1	Mono headphone output at left channel, right headphone in shutdown.	

TABLE 4. Output Mode Control Register (see key below table)

Bits	Field		Description						
3:0	Mode_Control	These bit	s determ	ine how the input	signals are mixed	and routed to the output	is.		
		Value	Mode	Left Loudspeaker	Right Loudspeaker	Left Headphone	Right Headphone		
		0000	0	SD	SD	SD	SD		
		0001	1	G _M x M	G _M x M	Mute	Mute		
		0010	2	G _L x L	G _L x L	Mute	Mute		
		011	3	$G_L \times L + G_M \times M$	$G_R \times R + G_M \times M$	Mute	Mute		
		0100	4	SD	SD	G _M x M/2	G _M x M/2		
		0101	5	G _M x M	G _M x M	G _M x M/2	G _M x M/2		
		0110	6	G _L x L	G _R x R	G _M x M/2	G _M x M/2		
		0111	7	$G_L \times L + G_M \times M$	$G_L \times L + G_M \times M$	G _M x M/2	G _M x M/2		
		1000	8	SD	SD	G _L x L	G _R x R		
		1001	9	G _M x M	G _M x M	G _L x L	G _R x R		
		1010	10	G _L x L	G _R x R	G _L x L	G _R x R		
		1011	11	$G_L \times L + G_M \times M$	$G_R \times R + G_M \times M$	G _L x L	G _R x R		
		1100	12	SD	SD	$G_L \times L + G_M \times M/2$	$G_R \times R + G_M \times M/2$		
		1101	13	G _M x M	G _M x M	$G_L \times L + G_M \times M/2$	$G_R \times R + G_M \times M/2$		
		1110	14	G _L x L	G _R x R	$G_L \times L + G_M \times M/2$	$G_R \times R + G_M \times M/2$		
		1111	15	$G_L \times L + G_M \times M$	$G_R \times R + G_M \times M$	$G_L \times L + G_M \times M/2$	G _R x R + G _M x M/2		
4	EP Mode	This bit s	ets the lo	oudspeaker amplif	iers for earpiece m	node.			
		Value			S	Status			
		0	Normal	Normal loudspeaker operation, control determined by bits 3:0. Bit overrides bits 3:0. Right loudspeaker amplifier bias current reduced for low power operation. Left loudspeaker amplifier shutdown. Mono input path active and signal routed to ight loudspeaker output. Left & right input gain amplifiers shutdown for reduced power consumption.					
		1	operation						

 $M: MIN, \, Mono \, differential \, input$

L : LIN, Left single-ended input R : RIN, Right single-ended input

SD : Shutdown

 $G_{\rm M}$: Mono_Vol setting determined by the Mono Input Volume Control register, See Table 6. $G_{\rm L}$: Left_Vol setting determined by the Left Input Volume Control register, See Table 6. $G_{\rm R}$: Right_Vol setting determined by the Right Input Volume Control register, See Table 6.

TABLE 5. Output Gain Control Register

Bits	Field	Description		
2:0	HP_GAIN	These bits set the gain of the headphone output amplifiers.		
		Value	Gain (dB)	
		000	0	
		001	-1.2	
		010	-2.5	
		011	-4.0	
		100	-6.0	
		101	-8.5	
		110	-12	
		111	-18	

TABLE 6. Input Volume Control Registers

Bits	Fields	Description		
4:0	Mono_Vol	These bits set the input volume for each input volume register listed.		
	Right_Vol	Volume Step	Value	Gain (dB)
	Left_Vol	1	00000	-80.0
		2	00001	-46.5
		3	00010	-40.5
		4	00011	-34.5
		5	00100	-30.0
		6	00101	-27.0
		7	00110	-24.0
		8	00111	-21.0
		9	01000	-18.0
		10	01001	-15.0
		11	01010	-13.5
		12	01011	-12.0
		13	01100	-10.5
		14	01101	-9.0
		15	01110	-7.5
		16	01111	-6.0
		17	10000	-4.5
		18	10001	-3.0
		19	10010	-1.5
		20	10011	0.0
		21	10100	1.5
		22	10101	3.0
		23	10110	4.5
		24	10111	6.0
		25	11000	7.5
		26	11001	9.0
		27	11010	10.5
		28	11011	12.0
		29	11100	13.5
		30	11101	15.0
		31	11110	16.5
		32	11111	18.0

TURN_ON_TIME BIT

The Turn_On_Time bit determines the delay time from the Power_On bit set to '1' and the internal circuits ready. For input capacitor values up to $0.47\mu\text{F}$ the Turn_On_Time bit can be set to fast mode by setting the bit to a '1'. When the input capacitor values are larger than $0.47\mu\text{F}$ then the Turn_On_Time bit should be set to '0' for normal turn-on time and higher delay. This allows sufficient time to charge the input capacitors to the $1\!\!/_2$ $V_{DD}\text{LS}$ bias voltage.

POWER_ON BIT

The Power_On bit is the master control bit to activate or deactivate the LM49200. All registers can be loaded independent of the Power_On bit setting as long as the IC is powered correctly. Cycling the Power_On bit does not change the values of any registers nor return all bits to the default power on value of zero. The Power_On bit only determines whether the IC is on or off.

HPR_SD BIT

The HPR_SD bit will deactivate the right headphone output amplifier. This bit is provided to reduce power consumption when only one headphone output is needed.

MODE_CONTROL BITS

In the LM49200 OUTPUT MODE CONTROL register (Table 4), Bit B5 (EP Bypass) controls the operation of the Earpiece Bypass path. If EP Bypass = 0, it would act under normal output mode operation set by bits B3, B2, B1, and B0. If EP Bypass = 1, it overrides the B3, B2, B1, and B0 Bits and enables the Receiver Bypass path, a class AB amplifier, to the speaker output.

Bit B4 (HPR_SD) of the OUPUT MODE CONTROL register controls the right headphone shutdown. If HPR_SD = 1, the right headphone output is disabled.

The LM49200 includes a comprehensive mixer multiplexer controlled through the I²C interface. The mixer/multiplexer allows any input combination to appear on any output of LM49200. Multiple input paths can be selected simultaneously. Under these conditions, the selected inputs are mixed together and output on the selected channel. Table 5 shows how the input signals are mixed together for each possible input selection.

HP_GAIN BITS

The headphone outputs have an additional, single volume control set by the three HP_Gain bits in the Output Gain Control register. The HP_Gain volume setting controls the output level for both the left and the right headphone outputs.

LS (EP_MODE) BIT

The LS (EP_Mode) bit selects the amount of bias current in the loudspeaker amplifier. Setting the LS (EP_Mode) bit to a '1' will reduce the amount of current from the $V_{DD}LS$ supply by approximately 0.5mA. The THD performance of the loudspeaker amplifier will be reduced as a result of lower bias current. See the performance graphs in the Typical Performance Characteristics section above.

VOLUME CONTROL BITS

The LM49200 has three independent 32-step volume controls, one for each of the inputs. The five bits of the Volume Control registers sets the volume for the specified input channel.

SHUTDOWN FUNCTION

The LM49200 features the following shutdown controls.

Bit B4 (GAMP_SD) of the SHUTDOWN CONTROL register controls the gain amplifiers. When GAMP_SD = 1, it disables the gain amplifiers that are not in use. For example, in Modes 1, 4 and 5, the Mono inputs are in use, so the Left and Right input gain amplifiers are disabled, causing the I_{DD} to be minimized

Bit B0 (PWR_On) of the SHUTDOWN CONTROL register is the global shutdown control for the entire device. Set PWR_On = 0 for normal operation. PWR_On = 1 overrides any other shutdown control bit.

DIFFERENTIAL AMPLIFIER EXPLANATION

The LM49200 features a differential input stage, which offers improved noise rejection compared to a single-ended input amplifier. Because a differential input amplifier amplifies the difference between the two input signals, any component common to both signals is cancelled. An additional benefit of the differential input structure is the possible elimination of the DC input blocking capacitors. Since the DC component is common to both inputs, and thus cancelled by the amplifier, the LM49200 can be used without input coupling capacitors when configured with a differential input signal.

BRIDGE CONFIGURATION EXPLAINED

By driving the load differentially through the MONO outputs, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped.

A bridge configuration, such as the one used in LM49200, also creates a second advantage over single-ended amplifiers. Since the differential outputs are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias across the load would result in both increased internal IC power dissipation and also possible loudspeaker damage.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. The power dissipation of the LM49200 varies with the mode selected. The maximum power dissipation occurs in modes where all inputs and outputs are active (Modes 6, 7, 8, 9, 10, 11, 13, 14, 15). The power dissipation is dominated by the Class AB amplifier. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 1.

$$P_{DMAX} = 4*(V_{DD})^2 / (2\pi^2 R_L)$$
 (1)

It is critical that the maximum junction temperature (T_{JMAX}) of 150°C is not exceeded. T_{JMAX} can be determined from the power derating curves by using P_{DMAX} and the PC board foil area. By adding additional copper foil, the thermal resistance

of the application can be reduced from the free air value, resulting in higher $P_{DMAX}.$ Additional copper foil can be added to any of the leads connected to the LM49200. It is especially effective when connected to $V_{DD},\, GND,\, and$ the output pins. Refer to the application information on the LM49200 reference design board for an example of good heat sinking. If T_{JMAX} still exceeds 150°C, then additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Refer to the $Typical\ Performance\ Characteristics\ curves\ for power dissipation information for different output powers and output loading.$

POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with $10\mu F$ tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM49200. The selection of a bypass capacitor, especially C_B , is dependent upon PSRR requirements, click and pop performance, system cost, and size constraints.

GROUND REFERENCED HEADPHONE AMPLIFIER

The LM49200 features a low noise inverting charge pump that generates an internal negative supply voltage. This allows the headphone outputs to be biased about GND instead of a nominal DC voltage, like traditional headphone amplifiers. Because there is no DC component, the large DC blocking capacitors (typically 220µF) are not necessary. The coupling capacitors are replaced by two small ceramic charge pump capacitors, saving board space and cost. Eliminating the output coupling capacitors also improves low frequency response. In traditional headphone amplifiers, the headphone impedance and the output capacitor from a high-pass filter that not only blocks the DC component of the output, but also attenuates low frequencies, impacting the bass response. Because the LM49200 does not require the output coupling capacitors, the low frequency response of the device is not degraded by external components. In addition to eliminating the output coupling capacitors, the ground referenced output nearly doubles the available dynamic range of the LM49200 headphone amplifiers when compared to a traditional headphone amplifier operating from the same supply voltage.

INPUT CAPACITOR SELECTION

Input capacitors may be required for some applications, or when the audio source is single-ended. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM49200. The input capacitors create a high-pass filter with the input resistors $R_{\rm IN}$. The -3dB point of the high-pass filter is found using equation below.

$$f = 1 / 2\pi R_{IN} C_{IN}$$
 (Hz) (2)

Where the value of \mathbf{R}_{IN} is given in the Electrical Characteristics Table.

High-pass filtering the audio signal helps protect the speakers. When the LM49200 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

CHARGE PUMP FLYING CAPACITOR (C1)

The flying capacitor (C1), see Figure 1, affects the load regulation and output impedance of the charge pump. A C1 value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves load regulation and lowers charge pump output impedance to an extent. Above 2.2 μ F, the R_{DS(ON)} of the charge pump switches and the ESR of C1 and Cs5 dominate the output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

CHARGE PUMP HOLD CAPACITOR (C_{S3})

The value and ESR of the hold capacitor (Cs5) directly affects the ripple on CPV_SS . Increasing the value of Cs5 reduces output ripple. Decreasing the ESR of Cs5 reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

Demo Board Circuit




FIGURE 5. Demo Board Circuit


Demonstration Board


The demonstration board (see Figure 5) has connection and jumper options to be powered from the USB bus, from external power supplies or a combination of both. Additional options are to power $\rm I^2CV_{DD}$ and $\rm V_{DD}$ from a single power supply or separate power supplies, as long as the voltage limits for each power supply are not exceeded. See the Operating Ratings for each supply's limit range. When powered from the USB bus the $\rm I^2CV_{DD}$ will be set to 3.3V and the $\rm V_{DD}$ will be set

to 5V. Jumper headers J13 and J12 must be set accordingly. If a single power supply for $\rm I^2CV_{DD}$ and $\rm V_{DD}$ is desired then header J5 should be used with a jumper added to header J11 to connect $\rm I2CV_{DD}$ to the external supply voltage connected to J5.

Connection headers J1 and J2 are provided along with the stereo headphone jack J4 for easily connection and monitoring of the headphone outputs.

LM49200 microSMD Demo Board Views






Composite View

30062777

Silk Screen

30062780




Top Layer

30062781




 \odot

30062778



Internal Layer 2



Internal Layer 1

Bottom Layer

30062776

LM49200 Reference Demo Board Bill Of Materials

TABLE 7. Bill Of Materials

Designator	Vlaue	Tolerance	Part Description	Comment
R ₁ , R ₂	5.1kΩ	5%	1/10W, 0603 Resistors	
C _{IN1} , C _{IN2} C _{IN3} , C _{IN4}	1µF	10%	1206, X7R Ceramic Capacitor	
C _{S1} , C _B	2.2µF	10%	Size A, Tantalum Capacitor	
C _{S2}	0.1µF	10%	0805, 16V, X7R Ceramic Capacitor	
C _{S3} , C ₁	2.2µF	10%	0603, 10V, X7R Ceramic Capacitor	
U ₂			LM49200TL	
J ₁ , J ₂ , J ₃ J ₄ , J ₅ , J ₈ J ₉ , J ₁₀			0.100" 1x2 header, vertical mount	Input, Output, V _{DD} , GND
J ₁₁ , J ₁₂ , J ₁₃			0.100" 1x3 header, vertical mount	V _{DD} Selects, V _{DD} , I ² CV _{DD} , GND
J ₆			16 pin header	I ² C Connector
U ₁			Headphone Jack	

PCB Layout Guidelines

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

General Mixed Signal Layout Recommendations

SINGLE-POINT POWER AND GROUND CONNECTIONS

The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing high frequency noise coupling between the ana-

log and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

PLACEMENT OF DIGITAL AND ANALOG COMPONENTS

All digital components and high-speed digital signals traces should be located as far away as possible from analog components and circuit traces.


AVOIDING TYPICAL DESIGN AND LAYOUT PROBLEMS

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.

Revision History

Rev	Date	Description
1.0	05/21/09	Initial release.

Physical Dimensions inches (millimeters) unless otherwise noted



20 Bump micro SMD Package NS Package Number TLA20BBA $X_1 = 2.022 \pm 0.030 \text{mm} \quad X_2 = 2.517 \pm 0.030 \text{mm}, \quad X_3 = 0.600 \pm 0.075 \text{mm}$

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com