

LM4913 Boomer® Audio Power Amplifier Series

2W Monaural, 90mW Stereo Headphone Audio Amplifier

General Description

The unity-gain stable LM4913 is both a mono differential output (for bridge-tied loads, or BTL) audio power amplifier and a single-ended (SE) stereo headphone amplifier. Operating on a single 5V supply, the mono BTL mode delivers 2W (typ) to a 4Ω load (Note 1) at 0.3% THD+N. In SE stereo mode, the amplifier will deliver 90mW to 32Ω loads. The LM4913 features circuitry that suppresses output transients ("clicks and pops").

The LM4913 is designed for notebook and other handheld portable applications. It delivers high quality output power from a surface-mount package and requires few external components. The LM4913 is pin and functionally compatible with the TPA0213.

Other features include an active-low micro-power shutdown mode and thermal shutdown protection.

The LM4913 is available in a space efficient 10-lead exposed-DAP TSSOP package.

Note 1: When operating on a 5V $_{DC}$ supply, an LM4913MH that has been properly mounted to a circuit board will deliver 2W into 4Ω . See the Application Information sections for further information concerning PCB layout suggestions to maximize the LM4913MH's output power with a 4Ω load.

Key Specifications

■ BTL output power ($R_L = 4\Omega$)

 $V_{DD} = at 3.0V, THD = 1\%$ 660mW (typ) $V_{DD} = at 5.0V, THD = 0.3\%$ 2W (typ)

 \blacksquare SE output power (R_L = 32 Ω and THD = 0.1%)

 $V_{DD} = at 3.0V$ 33mW (typ) $V_{DD} = at 5.0V$ 90mW (typ)

■ Micro-power shutdown supply current 1µA (typ)

■ PSRR (@ 1kHz, $2.9V \le V_{DD} \le 5.1V$, (Fig. 1))

BTL 52dB (typ) SE 62dB (typ)


Features

- Advanced "click and pop" suppression circuitry
- Stereo headphone amplifier mode
- Low current micro-power shutdown mode
- Thermal shutdown protection circuitry
- 2.5V to 5.5V operation
- Unity-gain stable
- Gain set with external resistors
- Space-saving exposed-DAP TSSOP package

Applications

- PDAs
- Cellular phones
- Handheld portable electronic devices

Connection Diagram



Top View Order Number LM4913MH See NS package Number MXF10A

Boomer® is a registered trademark of National Semiconductor Corporation.

Typical Application




FIGURE 1. Typical Audio Amplifier Application Circuit

Absolute Maximum Ratings (Notes 3, 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage 6.0V Storage Temperature -65°C to +150°C Input Voltage -0.3V to $V_{DD} + 0.3V$ Power Dissipation (Note 5) Internally Limited ESD Susceptibility (Note 6) 2000V

ESD Susceptibility (Note 7) 200V 150°C Junction Temperature

Solder Information

Small Outline Package

Vapor Phase (60sec) 215°C Infrared (15sec) 220°C

Thermal Resistance

 θ_{JA} (MXF10A) 46°C/W (Note 8)

Operating Ratings

Temperature Range

 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$ $T_{MIN} \leq T_A \leq T_{MAX}$ Supply Voltage $2.5V \leq V_{DD} \leq 5.5V$

Electrical Characteristics for Entire Amplifier ($V_{DD} = 5V$) (Notes 4, 9) The following specifications apply for the circuit shown in *Figure 1* unless otherwise specified. Limits apply for $T_A = 25$ °C.

	Parameter		LM4913		
Symbol		Conditions	Typical	Limit	Units
		Conditions	(Note 9)	(Notes 10,	(Limits)
				11)	
V _{DD}	Supply Voltage			2.5	V (min)
				5.5	V (max)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, $I_O = 0A$, No Load	4	8	mA (max)
I _{SD}	Shutdown Quiescent Power Supply	V _{SHUTDOWN} = GND	1	6	μA (max)
	Current				
R _{IN}	Input Resistance			50	kΩ
Vos	Output Offset Voltage		5	30	mV (max)
		$V_{DD} = 3V$, $C_{BYPASS} = 0.47 \mu F$,			
PSRR	Power Supply Rejection Ratio	V _{ripple} = 200mVp-p 1kHz sine wave			
ronn	Fower Supply Rejection Ratio	BTL, $R_L = 4\Omega$	58		dB
		BTL, SE, $R_L = 32\Omega$	60		dB
HP-S _{VIH}	HP-SENSE Logic-High Threshold			4.5	V (min)
	Voltage				
HP-S _{VIL}	HP-SENSE Logic-Low Threshold			2.75	V (max)
	Voltage				
SD _{VIH}	Shutdown Logic High Threshold			2.0	V (min)
SD _{VIL}	Shutdown Logic Low Threshold			0.8	V (max)

Electrical Characteristics: Bridged-Mode Operation ($V_{DD}=5V$) (Notes 4, 9) The following specifications apply for the circuit shown in Figure 1, $R_L=4\Omega$, and a measurement bandwidth of 20Hz to 80kHz, unless otherwise specified. Limits apply for $T_A=25^{\circ}C$.

	Parameter Co	Conditions	LM4913		
Symbol			Typical	Limit	Units
Symbol		Conditions	(Note 9)	(Notes 10,	(Limits)
				11)	
Po	Output Power (Note 11)	THD = 0.3% (max); f = 1kHz	2		W
		$R_L = 4\Omega$ (Note 12)			
THD+N	Total Harmonic Distortion + Noise	$R_L = 4\Omega, P_O = 1.5W, f = 1kHz$	0.2		%
V _{ON}	Output Voltage Noise	$C_B = 0.47 \mu F$, 20Hz < f < 20kHz	21		μV _{RMS}

Electrical Characteristics: SE Operation (V_{DD} = 5V) (Notes 4, 9) The following specifications apply for the circuit shown in *Figure 1*, $R_L = 4\Omega$, and a measurement bandwidth of 20Hz to 80kHz, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

	Parameter	Conditions	LM4913		
Symbol			Typical	Limit	Units
			(Note 9)	(Notes 10,	(Limits)
				11)	
Po	Output Power (Note 11)	THD+N = 0.1%, f = 1kHz, R_L =	90		mW
		32Ω			
THD+N	Total Harmonic Distortion + Noise	f = 1kHz	0.2		%
		$R_L = 32\Omega$, $P_O = 70$ mW			%
V _{ON}	Output Voltage Noise	$C_B = 0.47 \mu F$, 20Hz < f < 20kHz	12		μV _{RMS}

Electrical Characteristics for Entire Amplifier ($V_{DD} = 3V$) (Notes 4, 9) The following specifications apply for the circuit shown in *Figure 1* unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

	Parameter	Conditions	LM ²		
Symbol			Typical	Limit	Units
Symbol			(Note 9)	(Notes 10,	(Limits)
				11)	
V _{DD}	Supply Voltage			2.7	V (min)
				5.5	V (max)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, $I_O = 0A$, No Load	3	7	mA (max)
I _{SD}	Shutdown Quiescent Power Supply	V _{SHUTDOWN} = GND	1	4	μA (max)
	Current				
Vos	Output Offset Voltage		7	30	mV (max)
		$V_{DD} = 3V$, $C_{BYPASS} = 0.47 \mu F$,			
PSRR	Power Supply Rejection Ratio	$V_{ripple} = 200 \text{mVp-p 1kHz sine wave}$			
1 01111	l ower supply rejection reads	BTL, $R_L = 8\Omega$	58		dB
		BTL, SE, $R_L = 32\Omega$	60		dB
HP-S _{VIH}	HP-SENSE Logic-High Threshold			2.7	V (min)
	Voltage				
HP-S _{VIL}	HP-SENSE Logic-Low Threshold			1.65	V (max)
	Voltage				
SD _{VIH}	Shutdown Logic High Threshold			2	V (min)
SD _{VIL}	Shutdown Logic Low Threshold			0.8	V (max)

Electrical Characteristics: Bridged-Mode Operation ($V_{DD} = 3V$) (Notes 4, 9) The following specifications apply for the circuit shown in *Figure 1*, $R_L = 4\Omega$, and a measurement bandwidth of 20Hz to

80kHz, unless otherwise specified. Limits apply for $T_A = 25$ °C.

	Parameter	Conditions	LM4913		
Symbol			Typical	Limit	Units
		(Note 9)		(Notes 10,	(Limits)
				11)	
		THD = 1% (max); f = 1kHz (Note	660		W
Po	Output Power (Note 11)	12)			
		$R_{L} = 4\Omega \text{ (THD = 0.1\%)}$			
THD+N	Total Harmonic Distortion + Noise	f = 1kHz	0.2		%
		$R_L = 4\Omega$, $P_O = 500$ mW			
V _{ON}	Output Voltage Noise	$C_B = 0.47 \mu F$, 20Hz < f < 20kHz	21		μV _{RMS}

Electrical Characteristics: SE Operation (V_{DD} = 3V) (Notes 4, 9) The following specifications apply for the circuit shown in *Figure 1*, $R_L = 4\Omega$, and a measurement bandwidth of 20Hz to 80kHz, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

	Parameter	Conditions	LM4913		
Symbol			Typical	Limit	Units
			(Note 9)	(Notes 10,	(Limits)
				11)	
Po	Output Power (Note 11)	THD+N = 0.1%, f = 1kHz, R_L =	33	30	mW
		32Ω			
THD+N	Total Harmonic Distortion + Noise	f = 1kHz	0.1		%
		$R_L = 32\Omega$, $P_O = 30$ mW			
V _{ON}	Output Voltage Noise	$C_B = 0.47 \mu F$, 20Hz < f < 20kHz	12		μV _{RMS}

- Note 2: An LM4913MH that has been properly mounted to a circuit board with a copper heatsink area of at least 2in^2 will deliver 2.1W into 4Ω .
- Note 3: All voltages are measured with respect to the ground pin, unless otherwise specified.
- Note 4: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.
- Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4913, see power derating curves for additional information.
- Note 6: Human body model, 100pF discharged through a 1.5k Ω resistor.
- Note 7: Machine Model, 220pF-240pF discharged through all pins.
- Note 8: The given θ_{JA} is for an LM4913 packaged in an MXF10A with the Exposed-DAP soldered to an exposed 2in² area of 1oz printed circuit board copper.
- Note 9: Typicals are measured at 25°C and represent the parametric norm.
- Note 10: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- Note 11: Datasheet minimum and maximum specification limits are guaranteed by design, test, or statistical analysis.
- Note 12: Output power is measured at the amplifier's package pins.
- Note 13: When driving 4Ω loads and operating on a 5V supply, the LM4913MH must be mounted to a circuit board that has a minimum of 2.5in² of exposed, uninterrupted copper area connected to the MH package's exposed DAP.
- Note 14: See Application Information section "Single-Ended Output Power Performance and Measurement Considerations" for more information.


External Components Description

(Figure 1)


Comp	onents	Functional Description		
1.	Ri	This is the input resistor for the inverting input that, along with the 62.5k Ω internal feedback resistor R _f , sets the first stage's closed-loop gain. The overall SE gain is A _V (SE) = 62.5k Ω / R _i , whereas the overall BTL gain is A _V (BTL) = -125k Ω / R _i . Input resistance R _i and input capacitance C _i form a high pass filter. The filter's cutoff frequency is filter's cutoff frequency is f _C = 1 / 2 π R _i C _i .		
2.	C _i	This is the input coupling capacitor. It blocks DC voltage at the amplifier's inverting input. C_i and R_i create highpass filter. The filter's cutoff frequency is $f_C = 1 / 2\pi R_i C_i$. Refer to the Application Information section, SELECTING EXTERNAL COMPONENTS, for an explanation of determining C_i 's value.		
3.	C _C	This is the output coupling capacitor. Refer to the Application Information section, SELECTING EXTERNAL COMPONENTS, for an explanation of determining C_c 's value.		
4.	Cs	The supply bypass capacitor. Refer to the POWER SUPPLY BYPASSING section for information about properly placing, and selecting the value of this capacitor.		
5.	Св	This capacitor filters the half-supply voltage present on the BYPASS pin. Refer to the Application Information section, SELECTING EXTERNAL COMPONENTS, for information about properly placing, and selecting the value of this capacitor.		

Typical Performance Characteristics


Total Harmonic Distortion vs Output Power




THD+N vs Frequency




Total Harmonic Distortion vs Output Power




THD+N vs Frequency




Typical Performance Characteristics (Continued)




THD+N vs Output Power




THD+N vs Frequency




THD+N vs Output Power $\label{eq:VDD} \text{V}_{\text{DD}} = 3\text{V}, \text{ Stereo, } \text{R}_{\text{L}} = 32\Omega, \text{ A}_{\text{V}} = 1.9\text{dB}$



THD+N vs Output Power




THD+N vs Output Power



Typical Performance Characteristics (Continued)

THD+N vs Frequency




5 2 20 kHz 0.5 % 0.2 0.1 1 kHz 0.05 0.02 0.01 20 Hz 0.005 10m 30m 50m 70m 200m 20m 40m 60m 100m

THD+N vs Output Power V_{DD} = 5V, Stereo, R_L = 32 Ω , A_V = 1.9dB


Output Noise Voltage vs Frequency

200617B2




PSRR vs Frequency

200617B3



PSRR vs Frequency



Application Information




FIGURE 2. Typical Audio Amplifier Application Circuit

BRIDGE (BTL) OR SINGLE-ENDED (SE) CONFIGURATION EXPLANATION

As shown in *Figure 2*, the LM4913 consists of two input multiplexers (MUX) and two power amplifiers designed to drive loads that have a minimum impedance of 4 ohms. In mono BTL mode, AMP1 and AMP2 drive a speaker connected between their outputs. In stereo SE mode, AMP1 and AMP2 each drive a SE load such as stereo headphones.

In mono BTL mode, R1 works with one of AMP1's internal 62.5Ω feedback resistors to set this amplifier's gain. AMP2 operates unity gain, set by two internal $20k\Omega$ resistors. In stereo SE modes, R2 and R3 work with AMP1's and AMP2's internal $62.5k\Omega$ feedback resistors to set each amplifier's gain. The LM4913 drives a BTL load, such as a speaker, connected between AMP1's and AMP2's outputs. Two SE loads can also be connected to the LM4913's outputs, one driven by AMP1 and the other driven by AMP2.

When the LM4913 operates in BTL mode, AMP1's output serves as AMP2's input through AMP2's input MUX. This results in AMP1 and AMP2 producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load placed between ROUT/M+ and LOUT/M- is driven differentially (commonly referred to as "bridge mode"). This results in a differential, or BTL, gain of

$$A_V (BTL) = -2(A_V(SE))$$

$$A_V (SE) = -2(62.5k\Omega) / R_i$$

$$A_V (BTL) = -125k\Omega / R_i$$
 (1)

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. At any given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. Theoretically, this produces four times the output power when compared to a single-ended, capacitively coupled amplifier under the same conditions. This increase in attainable output power assumes that an amplifier is not current limited and that the output signal is not clipped. To ensure minimum output signal clipping when choosing an amplifier's closed-loop gain, refer to the Audio Power Amplifier Design section.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier. Equation (2) states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX\text{-SE}} = (V_{DD})^2 / 2\pi^2 R_L$$
: Single-Ended (2) However, a direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal

power dissipation for the same conditions. The LM4913 has two operational amplifiers driving a mono bridge load. The maximum internal power dissipation operating in the bridge mode is twice that of a single-ended amplifier. From Equation (3), assuming a 5V power supply and an 8Ω load, the maximum BTL-mode power dissipation is 317mW.

 $P_{DMAX-MONOBTL} = 2(V_{DD})^2 / 2\pi^2 R_L$: Bridge Mode (3) The maximum power dissipation point given by Equation (3) must not exceed the power dissipation given by Equation (4):

$$P_{DMAX'} = (T_{JMAX} - T_A) / \theta_{JA}$$
 (4)

The LM4913's TJMAX = 150°C. In the MH package, the LM4913's $\theta_{\rm JA}$ is 46°C/W. At any given ambient temperature TA, use Equation (4) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (4) and substituting PDMAX for PDMAX ' results in Equation (5). This equation gives the maximum ambient temperature that still allows maximum mono BTL power dissipation without violating the LM4913's maximum junction temperature.

$$T_{A} = T_{JMAX} - P_{DMAX-MONOBTL} \theta_{JA}$$
 (5)

For a typical application with a 5V power supply and an 8Ω load, the maximum ambient temperature that allows maximum BTL power dissipation without exceeding the maximum junction temperature is approximately $134\,^{\circ}\text{C}$ for the IBL package.

$$T_{\text{JMAX}} = P_{\text{DMAX-MONOBTL}} \theta_{\text{JA}} + T_{\text{A}}$$
 (6)

Equation (6) gives the maximum junction temperature T_{J^-} MAX. If the result violates the LM4913's 150°C T_{JMAX} , reduce the maximum junction temperature by decreasing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If the result of Equation (3) is greater than that of Equation (4), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce $\theta_{\text{JA}}.$ The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the θ_{JA} is the sum of θ_{JC} , θ_{CS} , and θ_{SA} . (θ_{JC} is the junction-to-case thermal impedance, θ_{CS} is the case-to-sink thermal impedance, and θ_{SA} is the sink-toambient thermal impedance.) Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

EXPOSED-DAP PACKAGE PCB MOUNTING CONSIDERATIONS

The LM4913's exposed-DAP (die attach paddle) package provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This low thermal resistance is achieved by soldering the DAP to a copper pad on the PCB. The copper pad's dimensions should match the DAP's. The copper pad should then connect to a larger copper area. This area can be on the component side, in an inner layer in a multi-layer board, or

on the board's back side. This connection from the DAP, to the DAP pad, and finally to a larger copper area allows rapid heat transfer away from the die to the surrounding air. The result is a low voltage audio power amplifier that produces 2.0W at =1% THD+N with a 4Ω load. This high power is achieved through careful consideration of necessary thermal design. Failing to optimize thermal design may compromise the LM4913's high power performance and activate unwanted, though necessary, thermal shutdown protection.

The MH package must have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad is connected to a large plane of continuous unbroken copper. This plane forms a thermal mass, and heat sink, and radiation area. Place the heat sink area on either outside plane in the case of a two-sided PCB, or on an inner layer of a board with more than two layers. Connecting to a ground plane is permissible. Connect the DAP copper pad to the inner layer or backside copper heat sink area with 4(2x2) vias. The via diameter should be 0.012in-0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plating-through and solder-filling the vias.

Best thermal performance is achieved with the largest practical copper heatsink area. If the heatsink and amplifier share the same PCB layer, a nominal 2.5in² (min) area is necessary for 5V operation with a 4Ω load. The heatsink area should be 5in² (min) when placed on a layer different from that used by the LM4913. The last two area recommendations apply for 25°C ambient temperature. Increase the area to compensate for ambient temperatures above 25°C. In all circumstances and conditions, the junction temperature must be held below 150°C to prevent activating the LM4913's thermal shutdown protection. The LM4913's power de-rating curve in the Typical Performance Characteristics shows the maximum power dissipation versus temperature. An example PCB layout for the LM4913's exposed-DAP package is shown in the Demonstration Board Layout section.

PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 4Ω LOADS

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1Ω trace resistance reduces the output power dissipated by a 4Ω load from 2W to 1.9W. This problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, make the power supply traces as wide as possible to maintain full output voltage swing.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a $10\mu F$ in parallel with a $0.1\mu F$ filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local $0.47\mu F$ tantalum bypass capacitance connected between the LM4913's supply pins and ground. Do not substitute a ceramic capacitor for the tantalum. Doing so may cause oscillation.

Keep the length of leads and traces that connect capacitors between the LM4913's power supply pin and ground as short as possible. Connecting a 0.47µF capacitor, $C_{\rm B}$, between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. Too large, however, increases turn-on time and can compromise the amplifier's click and pop performance. The selection of bypass capacitor values, especially $C_{\rm B}$, depends on desired PSRR requirements, click and pop performance (as explained in the section, Proper Selection of External Components), system cost, and size constraints.

MICRO-POWER SHUTDOWN

The LM4913 features an active-low micro-power shutdown mode. When active, the LM4913's micro-power shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. The logic threshold is typically $V_{\rm DD}/2$. The low $0.1\mu A$ typical shutdown current is achieved by applying a

voltage to the SHUTDOWN pin that is as near to GND as possible. A voltage that is greater than GND may increase the shutdown current.

There are a few methods to control the micro-power shutdown. These include using a single-pole, single-throw switch (SPST), a microprocessor, or a microcontroller. When using a switch, connect a 100k Ω pull-up resistor between the SHUTDOWN pin and $V_{\rm DD}$ and the SPST switch between the SHUTDOWN pin and GND. Select normal amplifier operation by opening the switch. Closing the switch applies GND to the SHUTDOWN pin, activating micro-power shutdown. The switch and resistor guarantee that the SHUTDOWN pin will not float. This prevents unwanted state changes. In a system with a microprocessor or a microcontroller, use a digital output to apply the active-state voltage to the SHUTDOWN pin.

HEADPHONE (SINGLE-ENDED) AMPLIFIER OPERATION

BTL/SE [Mono (BTL)/Stereo (SE)] Function

Applying a voltage greater than $0.9V_{DD}$ to the LM4913's BTL/SE headphone control pin switches the amplifier's operation from mono BTL to stereo SE. Applying a voltage less than $0.55V_{DD}$ to the LM4913's BTL/SE headphone control pin switches the amplifier's operation from stereo SE to mono BTL.

Figure 3 shows how to control the LM4913's headphone function using four external resistors and a dual-switch stereo headphone jack. External resistors R4 - R6 provide the control voltages that are applied through the upper headphone jack switch. R6 and R7 provide a DC return path for the SE coupling capacitors.




FIGURE 3. Headphone Operation and BTL - SE Mode Switching

With no headphones connected to the headphone jack, the R5-R6 voltage divider sets the voltage applied to the BTL/SE pin (pin 7) at approximately 50mV (comfortably below the $0.55V_{\rm DD}$ logic-low threshold). This 50mV tells the LM4913 to select the signal applied to the MONO-IN input and places the LM4913 in mono BTL operation. When stereo SE opera-

tion is desired, both headphone jack switches are opened with a headphone plug. Opening the lower one, allows R5 to apply $V_{\rm DD}$ to the BTL/SE pin. This switches the amplifier's inputs to the stereo signal. Opening the lower one breaks the connection between AMP4's output and the BTL speaker,

muting it. The output coupling capacitors blocks the amplifier's half supply DC voltage, protecting the headphones from the $V_{\rm DD}/2$ DC output voltage.

Figure 3 also shows the suggested headphone jack electrical connections. The jack is designed to mate with a three-wire plug. The plug's tip and adjacent ring should carry the

left and right channel stereo signals, respectively. The sleeve furthest from the tip should carry the ground return. The Switchcraft 35RAPC4BH3 five-terminal headphone jack easily satisfies the LM4913's requirement for a dual switch headphone jack. For applications that require an SPDIF interface in the stereo headphone jack, use a Foxconn 2F1138-TJ-TR.




FIGURE 4. Headphone Circuit

SELECTING EXTERNAL COMPONENTS

Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input coupling capacitor (C_i in *Figure 2*). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz. Applications using speakers with this limited frequency response reap little improvement by using large input capacitor.

The LM4913's advanced output transient suppression circuitry has eliminated the need to select the input capacitor's value in relation to the BYPASS capacitor's value as was necessary in some previous Boomer amplifiers. The value of C_i is now strictly determined by the desired low frequency response.

As shown in *Figure 2*, the input resistor (Ri) and the input capacitor (C_i) produce a high pass filter cutoff frequency that is found using Equation (7).

$$f_C = 1 / 2\pi R_i C_i \tag{7}$$

As an example when using a speaker with a low frequency limit of 150Hz, C_i , using Equation (7) is $0.063\mu F$. The $1.0\mu F$ C_i shown in *Figure 2* allows the LM4913 to drive high efficiency, full range speaker whose response extends below 30Hz.

Bypass Capacitor Value Selection

Besides minimizing the input capacitor size, careful consideration should be paid to value of $C_{\rm B}$, the capacitor connected to the BYPASS pin. Since $C_{\rm B}$ determines how fast the LM4913 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4913's outputs ramp to their quiescent DC voltage (nominally $V_{\rm DD}/$

2), the smaller the turn-on pop. Choosing C_B equal to $1.0\mu F$ along with a small value of C_i (in the range of $0.1\mu F$ to $0.39\mu F$), produces a click-less and pop-less shutdown function. As discussed above, choosing C_i no larger than necessary for the desired bandwidth helps minimize clicks and pops. C_B 's value should be in the range of 5 times to 7 times the value of C_i . This ensures that output transients are eliminated when power is first applied or the LM4913 resumes operation after shutdown.

OPTIMIZING CLICK AND POP REDUCTION PERFORMANCE

The LM4913 contains circuitry that eliminates turn-on and shutdown transients ("clicks and pops") and transients that could occur when switching between BTL speakers and single-ended headphones. For this discussion, turn-on refers to either applying the power supply voltage or when the micro-power shutdown mode is deactivated.

As the $V_{\text{DD}}/2$ voltage present at the BYPASS pin ramps to its final value, the LM4913's internal amplifiers are configured as unity gain buffers and are disconnected from the RO/MO+ and LO/MO- pins. An internal current source charges the capacitor connected between the BYPASS pin and GND in a controlled, linear manner. Ideally, the input and outputs track the voltage applied to the BYPASS pin. The gain of the internal amplifiers remains unity until the voltage on the bypass pin reaches $V_{DD}/2$. As soon as the voltage on the bypass pin is stable, the device becomes fully operational and the amplifier outputs are reconnected to their respective output pins. Although the BYPASS pin current cannot be modified, changing the size of C_B alters the device's turn-on time. There is a linear relationship between the size of CB and the turn-on time. Here are some typical turn-on times for various values of C_B:

С _в (µF)	T _{ON} (ms)
0.01	2
0.1	20
0.22	42
0.47	90
1.0	200
2.2	420

In order eliminate "clicks and pops", all capacitors must be discharged before turn-on. Rapidly switching $V_{\rm DD}$ may not allow the capacitors to fully discharge, which may cause "clicks and pops".

AUDIO POWER AMPLIFIER DESIGN

Audio Amplifier Design: Driving 1W into an 8 Ω Load

Given:

Power Output 1 Wrms Load Impedance 8Ω Input Level 1 Vrms Input Impedance $>20k\Omega$ Bandwidth $100Hz-20kHz\pm0.25~dB$

The design begins by specifying the minimum supply voltage necessary to obtain the specified output power. One way to find the minimum supply voltage is to use the Output Power vs Supply Voltage curve in the Typical Performance Characteristics section. Another way, using Equation (8), is to calculate the peak output voltage necessary to achieve the desired output power for a given load impedance. To account for the amplifier's dropout voltage, two additional voltages, based on the Dropout Voltage vs Supply Voltage in the Typical Performance Characteristics curves, must be added to the result obtained by Equation (8). The result is Equation (9).

$$V_{\text{opeak}} = \sqrt{(2R_{L}P_{0})}$$
(8)

$$V_{DD} = V_{OUTPEAK} + V_{ODTOP} + V_{ODBOT}$$
 (9)

The Output Power vs. Supply Voltage graph for an 8Ω load indicates a minimum supply voltage of 4.6V. The commonly used 5V supply voltage easily meets this. The additional voltage creates the benefit of headroom, allowing the LM4913 to produce peak output power in excess of 1W without clipping or other audible distortion. The choice of supply voltage must also not create a situation that violates of maximum power dissipation as explained above in the Power Dissipation section.

After satisfying the LM4913's power dissipation requirements, the minimum differential gain needed to achieve 1W dissipation in an 8Ω load is found using Equation (10). (RESUME HERE- All that is left is to discuss the BTL low frequency phase shift.)

$$A_{V} (BTL) \ge \frac{\sqrt{P_{O}R_{L}}}{V_{IN}} = \frac{V_{ORMS}}{V_{INRMS}}$$
(10)

Thus, a minimum gain of 2.83 allows the LM4913's to reach full output swing and maintain low noise and THD+N performance. For this example, let AV(BTL) = 3. The amplifier's overall gain is set using the input (Ri), the first stage internal feedback resistor, and the second stage's fixed gain of 1.25. With the desired input impedance set at $20k\Omega$, the feedback resistor is found using Equation (11).

$$R_{i} = -125k\Omega / A_{V} (BTL)$$
 (11)

The value of Ri is $44.2k\Omega$. The nominal output power is 1.13W.

The last step in this design example is setting the amplifier's -3dB frequency bandwidth. To achieve the desired $\pm 0.25dB$ pass band magnitude variation limit, the low frequency response must extend to at least one-fifth the lower bandwidth limit and the high frequency response must extend to at least five times the upper bandwidth limit. The gain variation for both response limits is 0.17dB, well within the $\pm 0.25dB$ desired limit. The results are an

$$f_L = 100Hz / 5 = 20Hz$$
 (12)

and an

$$f_L = 20kHz \times 5 = 100kHz$$
 (13)

As mentioned in the SELECTING EXTERNAL COMPONENTS section, R_i and C_i create a highpass filter that sets the amplifier's lower bandpass frequency limit. Find the coupling capacitor's value using Equation (14).

$$C_i = 1 / 2\pi R_i f_L$$
 (14)


The result is


$$1/2\pi \times 44.2k\Omega \times 20Hz = 0.180\mu F$$
 (15)

Use a 180µF capacitor, the closest standard value.

The product of the desired high frequency cutoff (100kHz in this example) and the differential gain AV(BTL), determines the upper passband response limit. With AV(BTL) = 3 and fH = 100kHz, the closed-loop gain bandwidth product (GBWP) is 300kHz. This is less than the LM4913's 3.5MHz GBWP. With this margin, the amplifier can be used in designs that require more differential gain while avoiding performance restricting bandwidth limitations.

LM4913 DEMO BOARD ARTWORK





200617C1

FIGURE 5. Top Overlay





FIGURE 7. Bottom Layer



200617C2

FIGURE 6. Top Layer

FIGURE 8. Composite Layer

Revision History

Rev	Date	Description	
1.0	8/05/05	Replaced the mktg outline (MUA08A,	
		wrong one) (with the correct one	
		(MXF10A) per Allan, then re-released	
		D/S to the WEB.	
1.1	7/25/06	Did a minor edit on the conn. dg,	
		RO/MO- to RO/MO+ (per Allan S.), then	
		re-released the D/S to the WEB.	

Physical Dimensions inches (millimeters) unless otherwise noted DIMENSIONS ARE IN MILLIMETERS 10 EXPOSED PAD AT BOTTOM \square 0.15 MIN 4.9 3 ±0.1 1.73±0.15 2.45 (10X 0.3) (8X 0.5) RECOMMENDED LAND PATTERN RO. 07 MIN TYP RO. 07 MIN TYP 0.23 0.13 TYP-0.25 (0.85) 0.1C 0.1±0.05 TYP GAGE PLANE 0.55±0.15 TYP 0.17 (+ 0.08(0) C A(S B(S) 8X 0.5 (0.95 TYP) MXF10A (Rev A) **TSSOP** Order Number LM4913MH **NS Package Number MXF10A**

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560