National Semiconductor

LM48823 Boomer® Audio Power Amplifier Series
Mono, Bridge-Tied Load, Ceramic Speaker Driver with I2C Volume Control and Reset

General Description

The LM48823 is a single supply, mono, ceramic speaker driver with an integrated charge-pump, designed for portable devices, such as cell phones, where board space is at a premium. The LM48823 charge pump allows the device to deliver $5.4V_{RMS}$ from a single 4.2V supply.

The LM48823 features high power supply rejection ratio (PSRR), 93dB at 217Hz, allowing the device to operate in noisy environments without additional power supply conditioning. Flexible power supply requirements allow operation from 2.0V to 4.5V. The LM48823 features an active low reset input that reverts the device to its default state. Additionally, the LM48823 features a 32-step I2C volume control. The low power Shutdown mode reduces supply current consumption to 0.01μA.

The LM48823's superior click and pop suppression eliminates audible transients on power-up/down and during shutdown. The LM48823 is available in an ultra-small 16-bump micro SMD package (2mmx2mm).

Key Specifications

- Output Voltage at V_{DD} = 4.2V,
  R_L = 2.2μF + 15Ω THD+N ≤ 1% $5.4V_{RMS}$ (typ)
- Quiescent Power Supply Current
  at 4.2V   3.3mA (typ)
- PSRR at 217Hz   93dB (typ)
- Shutdown current   0.01μA (typ)

Features

- Integrated Charge Pump
- Bridge-tied Load Output
- High PSRR
- I2C Volume and Mode Control
- Reset Input
- Advanced Click-and-Pop Suppression
- Low Supply Current
- Minimum external components
- Micro-power shutdown
- Available in space-saving 16-bump μSMD package

Applications

- Cell phones
- Smart phones
- Portable media devices
- Notebook PCs

Typical Application

FIGURE 1. Typical Audio Amplifier Application Circuit

25

Connection Diagrams

TL Package
2mm x 2mm x 0.8mm

	A	B	C	D
4	INA	INB	I^2CV_{DD}	PV_{DD}
3	BYPASS	RESET	SDA	C1P
2	SGND	OUTB	SCL	PGND
1	SV_{DD}	OUTA	V_{SS}	C1N

300684e0

Top View
See NS Package Number TLA1611A

16–Bump micro SMD Marking

XYTT
GK6

Pin 1

300684g7

Top View
XY – Date Code
TT – Lot Traceability
G – Boomer Family
K6 – LM48823TL

Ordering Information

Order Number	Package	Package DWG #	Transport Media	MSL Level	Green Status
LM48823TL	16–Bump micro SMD	TLA1611A	250 units on tape and reel	1	NOPB
LM48823TLX	16–Bump micro SMD	TLA1611A	3000 units on tape and reel	1	NOPB

TABLE 1. Bump Descriptions

Pin Designator	Pin Name	Pin Function
A1	SV_{DD}	Signal Power Supply
A2	SGND	Signal Ground
A3	BYPASS	Amplifier Reference Bypass
A4	INA	Amplifier Inverting input A
B1	OUTA	Amplifier Inverting output A
B2	OUTB	Amplifier Non-Inverting Output B
B3	$\overline{RESET}$	Active Low Reset Input. Connect to V_{DD} for normal operation. Toggle between V_{DD} and GND to reset the device.
B4	INB	Amplifier Non-Inverting Input B
C1	V_{SS}	Charge Pump Output
C2	SCL	I²C Serial Clock Input
C3	SDA	I²C Serial Data Input
C4	I²CV_{DD}	I²C Supply Voltage
D1	C1N	Charge Pump Flying Capacitor Negative Terminal
D2	PGND	Power Ground
D3	C1P	Charge Pump Flying Capacitor Positive Terminal
D4	PV_{DD}	Power Supply

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 1)	5.25V
Storage Temperature	−65°C to +150°C
Input Voltage	−0.3V to V_{DD} +0.3V
Power Dissipation (Note 3)	Internally Limited
ESD Rating (Note 4)	8kV
ESD Rating (Note 5)	250V
Junction Temperature	150°C

Thermal Resistance

θ_{JA} (typ) - (TLA1611A) 63.2°C/W

Operating Ratings

Temperature Range

$T_{MIN} \leq T_A \leq T_{MAX}$ −40°C ≤ T_A ≤ +85°C

Supply Voltage

PV_{DD} and SV_{DD} 2.0V ≤ V_{DD} ≤ 4.5V

I^2CV_{DD} 1.8V ≤ I^2CV_{DD} ≤ 4.5V

Audio Amplifier Electrical Characteristics V_{DD} = 4.2V (Notes 1, 2)

The following specifications apply for A_V = 6dB, R_L = 2.2µF+15Ω, C1 = C2 = 2.2µF, f = 1kHz, unless otherwise specified. Limits apply for T_A = 25°C.

Symbol	Parameter	Conditions	LM48823 Typical (Note 6)	LM48823 Limits (Note 7)	Units (Limits)
I_{DD}	Quiescent Power Supply Current	V_{IN} = 0V, R_L = ∞	3.3	4.3	mA (max)
I_{SD}	Shutdown Current	Shutdown Enabled	0.01	1	µA (max)
V_{OS}	Differential Output Offset Voltage	V_{IN} = 0V	0.5	3	mV (max)
V_{IH}	Logic High Input Threshold	$\overline{RESET}$		1.4	V (min)
V_{IL}		$\overline{RESET}$		0.4	V (max)
A_V	Gain	Minimum Gain Setting	−70		dB
		Maximum Gain Setting	24		dB
R_{IN}	Input Resistance	Maximum Gain Setting	9	7 11	kΩ (min) kΩ (max)
		Minimum Gain Setting	80	64 96	kΩ (min) kΩ (max)
V_O	Output Voltage	R_L = 2.2µF+15Ω, THD+N = 1% f = 1kHz f = 5kHz	5.4 3.1		V_{RMS} V_{RMS}
THD+N	Total Harmonic Distortion + Noise	V_O = 4V_{RMS}	0.015		%
PSRR	Power Supply Rejection Ratio	V_{RIPPLE} = 200mV_{P-P} Sine, Inputs AC GND, C_{IN} = 1µF, input referred			
		f = 217Hz	93	82	dB (min)
		f = 1kHz	93		dB
SNR	Signal-to-Noise-Ratio	P_{OUT} = 40mW, R_L = 16Ω f = 1kHz	119		dB
ϵ_{OS}	Output Noise	AV = 4dB, Input Referred, A-weighted Filter	5.5		µV
T_{WU}	Wake-Up Time		200		µs

I2C Interface Characteristics V_{DD} = 3.0V (Notes 1, 2)

The following specifications apply for A_V = 6dB, R_L = 2.2µF+15Ω, C1 = C2 = 2.2µF, f = 1kHz, unless otherwise specified. Limits apply for T_A = 25°C.

Symbol	Parameter	Conditions	LM48823		Units (Limits)
			Typical (Note 6)	Limits (Note 7)	
t_1	SCL period			2.5	µs (min)
t_2	SDA Setup Time			100	ns (min)
t_3	SDA Stable Time			0	ns (min)
t_4	Start Condition Time			100	ns (min)
t_5	Stop Condition Time			100	ns (min)
V_{IH}	Logic High Input Threshold			0.7 x I2CV_{DD}	V (min)
V_{IL}	Logic Low Input Threshold			0.3 x I2CV_{DD}	V (max)

Note 1: :. "*Absolute Maximum Ratings*" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at *Absolute Maximum Ratings* or other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. The *Recommended Operating Conditions* indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: The *Electrical Characteristics* tables list guaranteed specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in *Absolute Maximum Ratings*, whichever is lower.

Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A.

Note 6: Typical values represent most likely parametric norms at T_A = +25ºC, and at the *Recommended Operation Conditions* at the time of product characterization and are not guaranteed.

**Note 7:** Datasheet min/max specification limits are guaranteed by test or statistical analysis.

# Typical Performance Characteristics

THD+N vs Frequency
V_{DD} = 3.6V

300684g9

THD+N vs Frequency
V_{DD} = 4.2V

300684h0

THD+N vs Output Voltage
A_V = 6dB, Z_L = 1µF+15Ω, f = 1kHz

300684f2

THD+N vs Output Voltage
A_V = 6dB, Z_L = 2.2µF+15Ω, f = 1kHz

300684f3

Output Voltage vs Frequency
V_{DD} = 4.2V, Z_L = 1µF+15Ω,THD+N = 1%

300684f6

Output Voltage vs Frequency
V_{DD} = 4.2V, Z_L = 2.2µF+15Ω,THD+N = 1%

300684f7

www.national.com

Power Consumption vs Output Voltage
$V_{DD} = 3.6V$, $Z_L = 1\mu F + 15\Omega$

POWER CONSUMPTION (mW)

f = 10 kHz

f = 1 kHz

OUTPUT VOLTAGE (V_{RMS})

300684f8

Power Consumption vs Output Voltage
$V_{DD} = 3.6V$, $Z_L = 2.2\mu F + 15\Omega$

POWER CONSUMPTION (mW)

f = 10 kHz

f = 1 kHz

OUTPUT VOLTAGE (V_{RMS})

300684f9

Power Consumption vs Output Voltage
$V_{DD} = 4.2V$, $Z_L = 1\mu F + 15\Omega$

POWER CONSUMPTION (mW)

f = 10 kHz

f = 1 kHz

OUTPUT VOLTAGE (V_{RMS})

300684g0

Power Consumption vs Output Voltage
$V_{DD} = 4.2V$, $Z_L = 2.2\mu F + 15\Omega$

POWER CONSUMPTION (mW)

f = 10 kHz

f = 1 kHz

OUTPUT VOLTAGE (V_{RMS})

300684g1

Output Voltage vs Supply Voltage
$Z_L = 1\mu F + 15\Omega$, THD+N = 1%

OUTPUT VOLTAGE (V_{RMS})

f = 1 kHz

f = 10 kHz

SUPPLY VOLTAGE (V)

300684g2

Output Voltage vs Supply Voltage
$Z_L = 2.2\mu F + 15\Omega$, THD+N = 1%

OUTPUT VOLTAGE (V_{RMS})

f = 1 kHz

f = 10 kHz

SUPPLY VOLTAGE (V)

300684g3

PSRR vs Frequency
$V_{DD} = 4.2V$, $V_{RIPPLE} = 200mV_{P-P}$
$Z_L = 1\mu F + 15\Omega$, Input referred

300684g4

Supply Current vs Supply Voltage
No Load

300684g5

Shutdown Current vs Supply Voltage
No Load

300684g6

www.national.com

Application Information

I²C COMPATIBLE INTERFACE

The LM48823 is controlled through an I²C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM48823 and the master can communicate at clock rates up to 400kHz. Figure 2 shows the I²C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM48823 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (Figure 3). Each data word, device address and data, transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse (Figure 4). The LM48823 device address is 1110110.

I²C BUS FORMAT

The I²C bus format is shown in Figure 4. The START signal, the transition of SDA from HIGH to LOW while SCL is HIGH, is generated, alerting all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/$\overline{W}$ bit. R/$\overline{W}$ = 0 indicates the master is writing to the slave device, R/$\overline{W}$ = 1 indicates the master wants to read data from the slave device. Set R/$\overline{W}$ = 0; the LM48823 is a WRITE-ONLY device and will not respond to the R/$\overline{W}$ = 1. The data is latched in on the rising edge of the clock. Each address bit must be stable while SCL is HIGH. After the last address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM48823 receives the correct address, the device pulls the SDA line low, generating an acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data word is sent, the LM48823 sends another ACK bit. Following the acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high while SCL is high.

FIGURE 2. I²C Timing Diagram

FIGURE 3. Start and Stop Diagram

LM48823

SCL

SDA START MSB DEVICE ADDRESS LSB R/$\overline{W}$ ACK MSB REGISTER DATA LSB ACK STOP

300684e2

FIGURE 4. Example Write Sequence

TABLE 2. Device Address

	B7	B6	B5	B4	B3	B2	B1	B0 R/$\overline{W}$
Chip Address	1	1	1	0	1	1	0	0

TABLE 3. Mode Control Registers

Register Name	B7	B6	B5	B4	B3	B2	B1	B0
Mode Control	VOL4	VOL3	VOL2	VOL1	VOL0	0	ENABLE_A	ENABLE_B

GENERAL AMPLIFIER FUNCTION

The LM48823 is a ceramic speaker driver that utilizes National's inverting charge pump technology to deliver over 15V$_{P-P}$ to a 2.2μF ceramic speaker while operating from a single 4.2V supply. The LM48823 features a unique input stage that converts two single-ended audio signals into a mono BTL output. This stereo to mono conversion is useful in applications where a stereo audio source is driving a single ceramic speaker, such as a ringer on a cellular phone. Connect INA and INB as shown in Figure 5 for the stereo-to-mono conversion. When the LM48823 is used with a single-ended mono audio source, connect both INA and INB to the audio source as shown in Figure 6.

RIGHT CHANNEL AUDIO SIGNAL — C$_{IN}$ — INA — VOLUME CONTROL — OUTA

LEFT CHANNEL AUDIO SIGNAL — C$_{IN}$ — INB — VOLUME CONTROL — OUTB

300684e4

FIGURE 5. Stereo to Mono Conversion Connection Example

MONO AUDIO SIGNAL — C$_{IN}$ — INA — VOLUME CONTROL — OUTA
C$_{IN}$ — INB — VOLUME CONTROL — OUTB

300684e3

FIGURE 6. Mono Audio Source Connection Example

11

www.national.com

VOLUME CONTROL

TABLE 4. Volume Control

Volume Step	VOL4	VOL3	VOL2	VOL1	VOL0	Gain (dB)
1	0	0	0	0	0	−70
2	0	0	0	0	1	−56
3	0	0	0	1	0	−46
4	0	0	0	1	1	−38
5	0	0	1	0	0	−32
6	0	0	1	0	1	−28
7	0	0	1	1	0	−24
8	0	0	1	1	1	−21
9	0	1	0	0	0	−18
10	0	1	0	0	1	−15
11	0	1	0	1	0	−12
12	0	1	0	1	1	−10
13	0	1	1	0	0	−8
14	0	1	1	0	1	−6
15	0	1	1	1	0	−4
16	0	1	1	1	1	−2
17	1	0	0	0	0	0
18	1	0	0	0	1	2
19	1	0	0	1	0	4
20	1	0	0	1	1	6
21	1	0	1	0	0	8
22	1	0	1	0	1	10
23	1	0	1	1	0	12
24	1	0	1	1	1	16
25	1	1	0	0	0	14
26	1	1	0	0	1	15
27	1	1	0	1	0	16
28	1	1	0	1	1	17
29	1	1	1	0	0	18
30	1	1	1	0	1	22
31	1	1	1	1	0	23
32	1	1	1	1	1	24

SHUTDOWN FUNCTION

The LM48823 features a low-power shutdown mode that disables the device, lowering the quiescent current to 0.01µA. Set bits B1 (ENABLE_A) and B2 (ENABLE_B) to 0 to disable the amplifiers and charge pump. Set both ENABLE_A and ENABLE_B to 1 for normal operation. Shutdown mode does not clear the I2C register. When re-enabled, the device returns to its previous volume setting. To clear the I2C register, either remove power from the device, or toggle $\overline{\text{RESET}}$ (see $\overline{\text{RESET}}$ section).

$\overline{\text{RESET}}$

The LM48823 features an active low reset input. Driving $\overline{\text{RESET}}$ low clears the I2C register. Volume control is set to 00000 (-70dB) and both ENABLE_A and ENABLE_B are set to 0, disabling the device. While $\overline{\text{RESET}}$ is low, the LM48823 ignores any I2C data. After the device is reset, and $\overline{\text{RESET}}$ is driven high, the LM48823 remains in shutdown mode with the volume set to -70dB. Re-enable the device by writing to the I2C register.

PROPER SELECTION OF EXTERNAL COMPONENTS

Power Supply Bypassing/Filtering

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Place a 1µF ceramic capacitor from V_{DD} to GND. Additional bulk capacitance may be added as required.

Bypass Capacitor Selection

The BYPASS capacitor, C_{BYPASS}, improves PSRR, noise rejection and output offset. For best results, use a capacitor of identical value to the input coupling capacitors

Charge Pump Capacitor Selection

Use low ESR ceramic capacitors (less than 100mΩ) for optimum performance.

Charge Pump Flying Capacitor (C1)

The flying capacitor (C1) affects the load regulation and output impedance of the charge pump. A C1 value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves load regulation and lowers charge pump output impedance to an extent. Above 2.2µF, the $R_{DS(ON)}$ of the charge pump switches and the ESR of C1 and C2 dominate the output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

Charge Pump Hold Capacitor (C2)

The value and ESR of the hold capacitor (C2) directly affects the ripple on CPV_{SS}. Increasing the value of C2 reduces output ripple. Decreasing the ESR of C2 reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

Input Capacitor Selection

Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM48823. The input capacitors create a high-pass filter with the input resistors R_{IN}. The -3dB point of the high pass filter is found using Equation (1) below.

$$f = 1 / 2\pi R_{IN} C_{IN} \quad \text{(Hz)} \qquad (1)$$

Where the value of R_{IN} is given in the Electrical Characteristics Table.

High pass filtering the audio signal helps protect the speakers. When the LM48823 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

PCB Layout Guidelines

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM48823 and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding improves audio performance, minimizes crosstalk between channels and prevents switching noise from interfering with the audio signal. Use of power and ground planes is recommended.

Place all digital components and route digital signal traces as far as possible from analog components and traces. Do not run digital and analog traces in parallel on the same PCB layer. If digital and analog signal lines must cross either over or under each other, ensure that they cross in a perpendicular fashion.

LM48823TL Demoboard Bill of Materials

Designator	Quantity	Description
C1, C2	2	2.2µF ±10% 10V X5R Ceramic Capacitor (603) Panasonic ECJ-1VB1A225K Murata GRM033R6OJ104KE19D
C3 – C5	3	1µF ±10% 10V Tantalum Capacitor (402) AVX TACK105M010QTA
C6	1	4.7µF ±10% 6.3V X5R Ceramic Capacitor (603) Panasonic ECJ-1VB0J475K Murata GRM188R6OJ475KE19D
C7, C8	2	0.1µF ±10% 6.3V X5R Ceramic Capacitor (201) Panasonic ECJ-ZEB0J104K Murata GRM188R61A225KE34D
JU1 – JU5	5	2 Pin Header
JU6, JU7	3	2 Pin Header
J1	1	5-Pin I2C Header
LM4823TL	1	LM48823TL (16-Bump microSMD)

Demo Board Schematic

FIGURE 7. LM48823 Demo Board Schematic

300684e5

PC Board Layout

FIGURE 8: Top Silkscreen Layer

300684f0

FIGURE 9: Top Layer

300684f1

FIGURE 10: Layer 2

300684e7

FIGURE 11: Layer 3

300684e8

FIGURE 12: Bottom Layer

300684e6


FIGURE 13: Bottom Silkscreen

300684e9

Revision History

| Rev	Date	Description
1.0	06/27/08	Initial release.
1.01	07/15/08	Edited the Ordering Information table.

Physical Dimensions inches (millimeters) unless otherwise noted

SYMM

16X Ø 0.275 / 0.250

SYMM

(0.75)

(0.5)TYP

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

LAND PATTERN RECOMMENDATION

TOP SIDE COATING

BUMP A1 CORNER

X3

C

0.125 / 0.050

BUMP

SILICON

0.265 / 0.215

B   X2

SYMM

0.5

4
3
2
1

SYMM

X1

D   C   B   A

A

16X Ø 0.335 / 0.305

⊕ 0.005 Ⓢ C A Ⓢ B Ⓢ

0.5

TLA16XXX (Rev C)

16-Bump micro SMD
Order Number LM48823TL
NS Package Number TLA1611A
$X_1 = 1.970 \pm 0.03 \; X_2 = 1.970 \pm 0.03 \; X_3 = 0.6 \pm 0.075$

Notes

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

National Semiconductor Americas Technical Support Center	National Semiconductor Europe Technical Support Center	National Semiconductor Asia Pacific Technical Support Center	National Semiconductor Japan Technical Support Center
Email: support@nsc.com Tel: 1-800-272-9959	Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288	Email: ap.support@nsc.com	Email: jpn.feedback@nsc.com

www.national.com