

August 1999 Revised May 2005

74ACT16245 16-Bit Transceiver with 3-STATE Outputs

General Description

The ACT16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each has separate control inputs which can be shorted together for full 16-bit operation. The $\overline{T/R}$ inputs determine the direction of data flow through the device. The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state.

Features

- Bidirectional non-inverting buffers
- Separate control logic for each byte
- 16-bit version of the ACT245
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74ACT16245SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT16245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Logic Symbol



Pin Description

Pin Names	Description				
OE _n	Output Enable Input (Active LOW)				
T/R	Transmit/Receive Input				
A ₀ -A ₁₅ B ₀ -B ₁₅	Side A Inputs/Outputs				
B ₀ -B ₁₅	Side B Outputs/Inputs				

Connection Diagram



FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 2005 Fairchild Semiconductor Corporation

DS500296

Functional Description

The ACT16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the T/\overline{R} input is $\underline{H}IGH$, then Bus A data is transmitted to Bus B. When the T/\overline{R} input is LOW,

Bus B data is transmitted to Bus A. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each byte. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When $\overline{\text{OE}}_{n}$ is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Truth Tables


Inp	outs	Outputs		
ŌE ₁	T/R ₁			
L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇		
L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇		
Н	Х	HIGH-Z State on A ₀ -A ₇ , B ₀ -B ₇		

Inp	outs	Outputs
$\overline{\text{OE}}_2$ $T/\overline{\text{R}}_2$		
L	L	Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅
L	Н	Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅
Н	X	HIGH-Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅

- H = HIGH Voltage Level L = LOW Voltage Level

- X = Immaterial Z = High Impedance

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to + 7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{ll} V_I = -0.5 V & -20 \text{ mA} \\ \\ V_I = V_{CC} + 0.5 V & +20 \text{ mA} \end{array} \label{eq:VI}$

DC Output Diode Current (I_{OK})

 $\begin{aligned} & \text{V}_{\text{O}} = -0.5 \text{V} & -20 \text{ mA} \\ & \text{V}_{\text{O}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ & \text{DC Output Voltage (V}_{\text{O}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{aligned}$

DC Output Source/Sink Current (I $_{O}$) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin \pm 50 mA Storage Temperature $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$

Recommended Operating Conditions

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} T _A = +25°C		T _A = -40°C to+85°C	Units	Conditions	
Syllibol		(V)	Тур	Guaranteed Limits		Units	Conditions
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	v	or V _{CC} - 0.1V
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	· v	or V _{CC} – 0.1V
V _{OH}	Minimum HIGH	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4	v	I _{OUT} = -50 μΑ
							$V_{IN} = V_{IL}$ or V_{IH}
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	v	1001 - 20 hy
							$V_{IN} = V_{IL}$ or V_{IH}
		4.5		0.36	0.44	V	I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{OZT}	Maximum I/O	5.5		±0.5	±5.0	μА	$V_I = V_{IL}, V_{IH}$
	Leakage Current	3.3		±0.5	±3.0	μΛ	$V_O = V_{CC}$, GND
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	V _I = V _{CC} , GND
	Leakage Current	3.3		±0.1	±1.0	μΛ	VI = VCC, GIVD
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
I _{CC}	Max Quiescent	5.5		8.0	80.0	μА	V _{IN} = V _{CC} or GND
	Supply Current	5.5					VIN = VCC OI GIAD
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)				-75	mA	V _{OHD} = 3.85V Min

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.


AC Electrical Characteristics

	Parameter	V _{CC}	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		Units
Symbol		(V)						
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation	5.0	3.2	5.7	8.4	3.2	9.0	no
t _{PHL}	Delay A _n , B _n to B _n , A _n		2.6	5.1	7.9	2.6	8.4	ns
t _{PZH}	Output Enable	5.0	3.7	6.4	9.4	2.7	10.0	no
t _{PZL}	Time		4.1	7.4	10.5	3.4	11.6	ns
t _{PHZ}	Output Disable	5.0	2.2	5.4	8.7	2.2	9.3	no
t_{PLZ}	Time		2.0	5.2	8.2	2.0	8.8	ns

Note 4: Voltage Range 5.0 is 5.0V ± 0.5V.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4.5	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	25	pF	V _{CC} = 5.0V



5

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.50±0.10 0.40 TYP -B-89 9.30 B.10 50. O.2 C B A ALL LEAD TIPS PIN #1 IDENT LAND PATTERN RECOMMENDATION O.1 C ALL LEAD TIPS SEE DETAIL A 0.90+0.15 0.09-0.20 0.10±0.05 0.50 0.17-0.27 ♦ 0.13\(\old{\text{0}} \) A B\(\old{\text{S}} \) C\(\old{\text{S}} \) 12.00' TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED, DATE 4/97. B. DIMENSIONS ARE IN MILLIMETERS. SEATING PLANE 0.60±0.10 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com