

## Current Limiting Power Switch with Current Limiter Sense Flag

April 1994

### Features

- Drive-Current Limiting at Output
- Current-Sense Buffer and Reference
- 200mA Driver Current Capability
- Logic-Level Control Input
- Current Limiting Flag Output
- 50dB Minimum PSRR
- 5µs Typical Switch Time
- Separate Signal and Power Grounds

### Applications

- Solenoid Switch Driver
- Relay Driver
- Lamp Control Switch
- Ignition Coil Pre-Driver
- Constant Current Driver
- Current Limiting Switch
- Fault Output Sense Appliance
- Power Supply Fault Mode Control

### Description

The CA3274 is a controlled current switch and may be used in general purpose switching applications that require specified maximum levels of current. The functional block diagram of the CA3274 is shown and a typical application circuit is shown in Figure 1. An internal emitter follower has 200mA of source drive output capability. The Control Input is a Schmitt trigger buffer amplifier for noise immunity in the environments typical of industrial and automotive control systems.


Current sensing in the emitter circuit of a power-darlington output stage is fed back from a sampling resistor to the sense input of the CA3274 which has a 335mV typical offset. For the example shown in Figure 1, a sampling resistor of 0.056Ω permits 6.0A (0.335/0.056) of current in the emitter of the output driver. When the current limiter is activated, the flag output changes state conditionally. If the control input is the "0" state, the flag output will remain in a "1" state. If the control input is in the "1" state and the sense input is less than the voltage reference level of 335mV, the flag output will remain in the "1" state. If the control input is the "1" state and the sense input is equal to or greater than the 335mV reference level, the flag output goes to the "0" state. The output flag switch may be used to accurately establish dwell timing in automotive applications. When the control input goes to "0", the flag is reset to "1". Noise-immunity hold-off is used to prevent pre-triggering of the flag output and is noted as  $t_D$  in the timing diagram of Figure 2.

The flag output may be used for diagnostic feedback via the current sense input to detect a fault mode. In this case the sampled drive current is either from the emitter of the CA3274 internal power transistor or an external output amplifier, such as a darlington power transistor or power-FET output stage. The CA3274 has separate power and signal grounds to minimize transient-loop feedback to the input ground and thus prevent false triggering of the output. Optionally, the output from the CA3274 may be taken from the open collector (DRIVE IN) at pin 6. An external resistor at pin 6 may be used to set the level at which Q2 will saturate, providing additional limiting protection for the maximum forward-drive from the CA3274.

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
CA3274E	-40°C to +85°C	8 Lead Plastic DIP

### Pinout



Block Diagram





FIGURE 1. TYPICAL APPLICATION AS A POWER SWITCH PRE-DRIVER SWITCH

# Specifications CA3274

## Absolute Maximum Ratings

Operating Drive Supply,  $V_{CC}$  ..... 16V  
 Maximum Output Current,  $I_O$  ..... 200mA  
 Control, Sense Input. .... Gnd - 0.5V,  $V_{CC} + 0.5V$   
 Signal, Power Differential Ground Voltage.....  $\pm 1V$

## Thermal Information

Thermal Resistance  $\theta_{JA}$   
 Plastic DIP Package 8 Lead ..... 130°C/W  
 Power Dissipation,  $P_D$   
 Up to 70°C ..... 630mW  
 Above 70°C ..... Derate linearly at 7.7mW/°C  
 Operating Temperature Range ..... -40°C to +85°C  
 Storage Temperature Range ..... -55°C to +150°C  
 Lead Temperature (During Soldering)  
 At distance 1/16in. (1.59mm  $\pm$  0.79mm) from  
 case for 10s Max. .... +265°C

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*


## Electrical Specifications At $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ , Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Current: S1 = 2	$I_{CCH}$	Control = High (Output On)	-	-	25	mA
	$I_{CCL}$	Control = Low (Output Off)	-	-	5	mA
Control Input: S1 = 3	$V_{THDH}$	Thd. Voltage, High	-	-	3.5	V
	$V_{THDL}$	Thd. Voltage, Low	0.9	-	-	V
	$V_{THDH} - V_{THDL}$	Hysteresis	0.4	0.65	2.0	V
	$I_{IL}$	Leakage, 0.0 to 5.5V	-20	-	+20	$\mu\text{A}$
Driver In, Out (Pin 6, 5): S1 = 3	$V_{SAT}$	Output Saturation Voltage, $I_{CC1} = 200\text{mA}$ , $V_{CONTROL} = \text{High}$	-	-	0.5	V
	$I_{LEAK}$	Collector Output Leakage, $V_{CONTROL} = \text{Low}$	-	-	100	$\mu\text{A}$
Flag Output Low: S1 = 2	$V_{FSAT}$	$V_{SENSE} = \text{High}$ , $I_{FLAG} = 3\text{mA}$	-	-	0.8	V
Flag Output High: S1 = 3	$V_{FLEAK}$	Output Leakage, $V_{CC} = V_{FLAG} = 10V$	-	-	10	$\mu\text{A}$
Prop. Delay: S1 = 1	$t_{ON}, t_{OFF}$	Control In to Drive Out	-	5	-	$\mu\text{s}$
	$t_{FLAG}$	Drive Off to Flag Off	-	10	-	$\mu\text{s}$
	$t_D$	Flag Delay from Control In	150	-	600	$\mu\text{s}$
Sense Input Thd. Level: S1 = 1	$V_{SENTHD}$		310	335	360	mV
Power Supply Rejection Ratio	PSSR		50	-	-	dB

### NOTES:

1. Refer to Figure 3 Test Diagram for electrical test connections.
2. Refer to Figure 2 Timing Diagram for logic switching and prop delay.
3. Unless otherwise specified:  $V_{CC} = V_{CC1} = V_{CC2} = 7V$  to  $10V$ ;  
 $V_{SENSE} = \text{"Low"}; V_{CONTROL} = \text{"Low"};$   
 Control in levels are defined as "Low" equals 0.0V and "High" equals 5.0V.

# CA3274



NOTE: For  $V_{CC} = 7V$  to  $10V$ ;  $t_D$  (MAX) =  $600\mu S$ , if Control In = High, Sense In = High; Pin 1, Flag Out can go low only if  $t_{SENSE} \geq t_D$

FIGURE 2. CA3274 TIMING DIAGRAM




FIGURE 3. CA3274 TEST CIRCUIT

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>

### **Sales Office Headquarters**

#### **NORTH AMERICA**

Intersil Corporation  
P. O. Box 883, Mail Stop 53-204  
Melbourne, FL 32902  
TEL: (407) 724-7000  
FAX: (407) 724-7240

#### **EUROPE**

Intersil SA  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05

#### **ASIA**

Intersil (Taiwan) Ltd.  
Taiwan Limited  
7F-6, No. 101 Fu Hsing North Road  
Taipei, Taiwan  
Republic of China  
TEL: (886) 2 2716 9310  
FAX: (886) 2 2715 3029