

ANALOG Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Sunnly TTI /CMOS Comparator **Single-Supply TTL/CMOS Comparator**

ADCMP609

FEATURES

Fully specified rail to rail at $V_{CC} = 2.5 \text{ V}$ to 5.5 V Input common-mode voltage from -0.2 V to $V_{cc} + 0.2 \text{ V}$ Low glitch CMOS-/TTL-compatible output stage 40 ns propagation delay Low power 1 mW at 2.5 V Shutdown pin **Programmable hysteresis** Power supply rejection > 60 dB -40°C to +125°C operation

APPLICATIONS

High speed instrumentation Clock and data signal restoration Logic level shifting or translation High speed line receivers **Threshold detection** Peak and zero-crossing detectors High speed trigger circuitry **Pulse-width modulators Current-/voltage-controlled oscillators**


GENERAL DESCRIPTION

The ADCMP609 is a fast comparator fabricated on XFCB2, an Analog Devices, Inc. proprietary process. These comparators are exceptionally versatile and easy to use. Features include an input range from V_{EE} – 0.2 V to V_{CC} + 0.2 V, low noise, TTL-/ CMOS-compatible output drivers, and adjustable hysteresis and/or shutdown inputs.

The device offers 40 ns propagation delay driving a 15 pF load with 10 mV overdrive on 500 µA typical supply current.

A flexible power supply scheme allows the devices to operate with a single +2.5 V positive supply and a -0.2 V to +3.0 V input signal range up to a +5.5 V positive supply with a -0.2 V to +5.7 V input signal range.

FUNCTIONAL BLOCK DIAGRAM



The TTL-/CMOS-compatible output stage is designed to drive up to 15 pF with full rated timing specifications and to degrade in a graceful and linear fashion as additional capacitance is added. The comparator's input stage offers robust protection against large input overdrive, and the outputs do not phase reverse when the valid input signal range is exceeded. A programmable hysteresis features is also provided.

The ADCMP609, available in an 8-lead MSOP package, features a shutdown pin and hysteresis control.

TABLE OF CONTENTS

Features	I
Applications	1
Functional Block Diagram	
General Description	
Revision History	
Specifications	
Electrical Characteristics	
Absolute Maximum Ratings	
Thermal Resistance	
ESD Caution	
Pin Configuration and Function Descriptions Typical Performance Characteristics	
Typical Performance Characteristics	C

Application Information	
Power/Ground Layout and Bypassing	
TTL-/CMOS-Compatible Output Stage	
Optimizing Performance	8
Comparator PropagationDelay Dispersion	8
Comparator Hysteresis	9
Crossover Bias Point	10
Minimum Input Slew Rate Requirement	10
Typical Application Circuits	11
Outline Dimensions	12
Ordering Guide	10

REVISION HISTORY

7/07—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 V_{CC} = 2.5 V, T_A = -40 °C to +125 °C; typical value is T_A = 25 °C, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
DC INPUT CHARACTERISTICS						
Voltage Range	V_P, V_N	$V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}$	-0.2		$V_{\text{CC}} + 0.2 \text{ V}$	V
Common-Mode Range		$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	-0.2		$V_{\text{CC}} + 0.2 \text{ V}$	V
Differential Voltage		$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$			V_{cc}	V
Offset Voltage	Vos		-5.0	±3	+5.0	mV
Bias Current	I _P , I _N		-0.4		+0.4	μΑ
Offset Current			-1.0		+1.0	μΑ
Capacitance	C _P , C _N			1		pF
Resistance, Differential Mode		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$	200		7000	kΩ
Resistance, Common Mode		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$	100		4000	kΩ
Active Gain	Av			80		dB
Common-Mode Rejection	CMRR	$V_{CC} = 2.5 \text{ V}$	50			dB
,		$V_{CM} = -0.2 \text{ V to } +2.7 \text{ V}$				
		$V_{CC} = 5.5 \text{ V}$	50			dB
Hysteresis		R _{HYS} = ∞		0.1		mV
HYSTERESIS MODE AND TIMING		5				
Hysteresis Mode Bias Voltage		Current –1 μA	1.145	1.25	1.35	V
Minimum Resistor Value		Hysteresis = 120 mV	30	0	120	kΩ
SHUTDOWN PIN CHARACTERISTICS ¹		11/30010313 120 1117	30		120	1422
V _{IH}		Comparator is operating	2.0		V_{cc}	V
V _{IL}		Shutdown guaranteed	-0.2	+0.4	+0.4	v
I _{IH}		$V_{IH} = V_{CC}$	-6	10.1	+6	μA
Sleep Time	t _{SD}	I _{CC} < 100 μA	0	300	10	ns
Wake-Up Time	t _H	$V_{PP} = 10 \text{ mV}$, output valid		150		ns
DC OUTPUT CHARACTERISTICS	CII	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$		130		113
Output Voltage High Level	V _{OH}	$I_{OH} = 0.8 \text{ mA}, V_{CC} = 2.5 \text{ V}$	V _{CC} – 0.4			V
Output Voltage Low Level	Vol	$I_{OL} = 0.8 \text{ mA}, V_{CC} = 2.5 \text{ V}$	V((0.4		0.4	V
AC PERFORMANCE ²	VOL	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$			0.4	· ·
Rise Time/Fall Time	t _R /t _F	$V_{CC} = 2.5 \text{ V}$ to 3.5 V 10% to 90%, $V_{CC} = 2.5 \text{ V}$		25 to 50		ns
Nise Time/Tail Time	CR/ CF	10% to 90%, $V_{CC} = 2.5 \text{ V}$ 10% to 90%, $V_{CC} = 5.5 \text{ V}$		45 to 75		ns
Propagation Polary		$V_{OD} = 10 \text{ mV}, V_{CC} = 2.5 \text{ V}$		30 to 50		
Propagation Delay	t _{PD}	$V_{OD} = 10 \text{ HV}, V_{CC} = 2.3 \text{ V}$ $V_{OD} = 50 \text{ mV}, V_{CC} = 5.5 \text{ V}$		35 to 60		ns
Dropagation Dolay Skoyy Picing to Falling Transition						ns
Propagation Delay Skew—Rising to Falling Transition		$V_{CC} = 2.5 \text{ V}$ $V_{CC} = 5.5 \text{ V}$		4.5		ns
Dramagation Delay Clay Oto OB				8		ns
Propagation Delay Skew—Q to QB		$V_{CC} = 2.5 \text{ V}$		3		ns
Overdaine Dienemies		$V_{CC} = 5.5 \text{ V}$		4		ns
Overdrive Dispersion		10 mV < V _{OD} < 125 mV		12		ns
Common-Mode Dispersion		$-0.2 \text{ V} < \text{V}_{\text{CM}} < \text{V}_{\text{CC}} + 0.2 \text{ V}$		1.5		ns
POWER SUPPLY						.,
Supply Voltage Range	V _{CC}		2.5		5.5	٧.
Positive Supply Current	I _{VCC}	$V_{CC} = 2.5 \text{ V}$		550	650	μΑ
		$V_{CC} = 5.5 \text{ V}$		800	1100	μΑ
Power Dissipation	P _D	$V_{CC} = 2.5 \text{ V}$		1.4	1.7	mW
		$V_{CC} = 5.5 \text{ V}$		4.5	7	mW
Power Supply Rejection Ratio	PSRR	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	-50			dB
Shutdown Current	I _{SD}	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$		150	260	μΑ

¹ The output is a high impedance mode when the device is in shutdown mode. Note that this feature should be used with care since the enable/disable time is much longer than with a true tristate output. 2 V_{IN} = 100 mV square input at 1 MHz, V_{CM} = 0 V, CL = 15 pF, V_{CCI} = 2.5 V, unless otherwise noted.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Tubic 2.	
Parameter	Rating
Supply Voltages	
Supply Voltage $(V_{CC}$ to GND)	-0.5 V to +6.0 V
Supply Differential	-6.0 V to +6.0 V
Input Voltages	
Input Voltage	-0.5 V to $V_{CC} + 0.5 \text{ V}$
Differential Input Voltage	$\pm(V_{CC} + 0.5 V)$
Maximum Input/Output Current	±50 mA
Shutdown Control Pin	
Applied Voltage (SDN to GND)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Maximum Input/Output Current	±50 mA
Hysteresis Control Pin	
Applied Voltage (HYS to GND)	-0.5 V to $V_{CC} + 0.5 \text{ V}$
Maximum Input/Output Current	±50 mA
Output Current	±50 mA
Operating Temperature	
Ambient Temperature	−40°C to +125°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3.

Package Type	θ_{JA}^1	Unit	
ADCMP609 8-Lead MSOP	130	°C/W	

¹ Measurement in still air.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. ADCMP609 Pin Configuration

Table 4. ADCMP609 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{CC}	V _{CC} Supply.
2	V_P	Noninverting Analog Input.
3	V_N	Inverting Analog Input.
4	S _{DN}	Shutdown. Drive this pin low to shut down the device.
5	HYS	Hysteresis Control. Bias with resistor or current source for hysteresis.
6	V _{EE}	Negative Supply Voltage.
7	Q	Noninverting Output. Q is at logic low if the analog voltage at the noninverting input (V_P) is greater than the analog voltage at the inverting input (V_N) provided the comparator is in compare mode.
8	Q	Inverting Output. \overline{Q} is at logic high if the analog voltage at the noninverting input (V_P) is greater than the analog voltage at the inverting input (V_N) provided the comparator is in compare mode.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.




Figure 3. HYS Pin Current (μA) vs. Voltage (V)




Figure 4. Input Bias Current vs. Input Common-Mode Voltage (V)




Figure 5. Propagation Delay vs. Input Overdrive at $V_{CC} = 2.5 \text{ V}$ and 5.5 V




Figure 6. Hysteresis vs. HYS Resistor




Figure 7. V_{OH}/V_{OL} vs. Load Current (mA)




Figure 8. Propagation Delay vs. Input Common-Mode Voltage (V)




Figure 9. 1 MHz Output Voltage Waveform at $V_{CC} = 2.5 \text{ V}$




Figure 10. 1 MHz Output Voltage Waveform at $V_{CC} = 5.5 \text{ V}$

APPLICATION INFORMATION POWER/GROUND LAYOUT AND BYPASSING

The ADCMP609 comparator is a high speed device. Despite the low noise output stage, it is essential to use proper high speed design techniques to achieve the specified performance. Because comparators are uncompensated amplifiers, feedback in any phase relationship is likely to cause oscillations or undesired hysteresis. Of critical importance is the use of low impedance supply planes, particularly the output supply plane (V_{CC}) and the ground plane (GND). Individual supply planes are recommended as part of a multilayer board. Providing the lowest inductance return path for switching currents ensures the best possible performance in the target application.

It is also important to adequately bypass the input and output supplies. A 0.1 μF bypass capacitor should be placed as close as possible to each $V_{\rm CC}$ supply pin. The capacitor should be connected to the GND plane with redundant vias placed to provide a physically short return path for output currents flowing back from ground to the $V_{\rm CC}$ pin. High frequency bypass capacitors should be carefully selected for minimum inductance and ESR. Parasitic layout inductance should also be strictly controlled to maximize the effectiveness of the bypass at high frequencies.

TTL-/CMOS-COMPATIBLE OUTPUT STAGE

Specified propagation delay performance can be achieved only by keeping the capacitive load at or below the specified minimums. The outputs of the ADCMP609 are designed to directly drive one Schottky TTL or three low power Schottky TTL loads (or an equivalent). For large fan outputs, buses, or transmission lines, use an appropriate buffer to maintain the excellent speed and stability of the comparator.

With the rated 15 pF load capacitance applied, more than half of the total device propagation delay is output stage slew time. Because of this, the total propagation delay decreases as $V_{\rm CC}$ decreases, and instability in the power supply may appear as excess delay dispersion.

Delay is measured to the 50% point for whatever supply is in use; thus, the fastest times are observed with the $V_{\rm CC}$ supply at 2.5 V, and larger values are observed when driving loads that switch at other levels.

Overdrive and input slew rate dispersions are not significantly affected by output loading and $V_{\rm CC}$ variations.

The TTL-/CMOS-compatible output stage is shown in the simplified schematic diagram (Figure 11). Because of its inherent symmetry and generally good behavior, this output stage is readily adaptable for driving various filters and other unusual loads.




Figure 11. Simplified Schematic Diagram of TTL-/CMOS-Compatible Output Stage

OPTIMIZING PERFORMANCE

As with any high speed comparator, proper design and layout techniques are essential for obtaining the specified performance. Stray capacitance, inductance, common power and ground impedances, or other layout issues can severely limit performance and often cause oscillation. The source impedance should be minimized as much as is practicable. High source impedance, in combination with the parasitic input capacitance of the comparator, causes an undesirable degradation in bandwidth at the input, thus degrading the overall response. Higher impedances encourage undesired coupling.

COMPARATOR PROPAGATION DELAY DISPERSION

The ADCMP609 comparator is designed to reduce propagation delay dispersion over a wide input overdrive range of 10 mV to $V_{\rm CC}$ – 1 V. Propagation delay dispersion is the variation in propagation delay that results from a change in the degree of overdrive or slew rate (how far or how fast the input signal exceeds the switching threshold).

Propagation delay dispersion is a specification that becomes important in high speed, time-critical applications, such as data communication, automatic test and measurement, and instrumentation. It is also important in event-driven applications, such as pulse spectroscopy, nuclear instrumentation, and medical imaging. Dispersion is defined as the variation in propagation delay as the input overdrive conditions are changed (see Figure 12 and Figure 13).

ADCMP609 dispersion is typically <12 ns as the overdrive varies from 10 mV to 125 mV. This specification applies to both positive and negative signals because the device has very closely matched delays for both positive-going and negative-going inputs, and very low output skews. Remember to add the actual device offset to the overdrive for repeatable dispersion measurements.




Figure 12. Propagation Delay—Overdrive Dispersion




Figure 13. Propagation Delay—Slew Rate Dispersion

COMPARATOR HYSTERESIS

The addition of hysteresis to a comparator is often desirable in a noisy environment, or when the differential input amplitudes are relatively small or slow moving. The transfer function for a comparator with hysteresis is shown in Figure 14. As the input voltage approaches the threshold (0.0 V, in this example) from below the threshold region in a positive direction, the comparator switches from low to high when the input crosses $+V_{\rm H}/2$. The new switching threshold becomes $-V_{\rm H}/2$. The comparator remains in the high state until the threshold, $-V_{\rm H}/2$, is crossed from below the threshold region in a negative direction. In this manner, noise or feedback output signals centered on 0.0 V input cannot cause the comparator to switch states unless it exceeds the region bounded by $\pm V_{\rm H}/2$.




Figure 14. Comparator Hysteresis Transfer Function

The customary technique for introducing hysteresis into a comparator uses positive feedback from the output back to the input. One limitation of this approach is that the amount of hysteresis varies with the output logic levels, resulting in hysteresis that is not symmetric about the threshold. The external feedback network can also introduce significant parasitics that reduce high speed performance and can even induce oscillation in some cases.

The ADCMP609 comparator offers a programmable hysteresis feature that significantly improves accuracy and stability. Connecting an external pull-down resistor or a current source from the HYS pin to GND varies the amount of hysteresis in a predictable, stable manner. Leaving the HYS pin disconnected or driving it high removes the hysteresis. The maximum hysteresis that can be applied using this pin is approximately 160 mV. Figure 15 illustrates the amount of hysteresis applied as a function of the external resistor value.




Figure 15. Hysteresis vs. HYS Resistor

The hysteresis control pin appears as a 1.25 V bias voltage seen through a series resistance of 7 k Ω ± 20% throughout the hysteresis control range. The advantages of applying hysteresis in this manner are improved accuracy, improved stability, reduced component count, and maximum versatility. An external bypass capacitor is not recommended on the HYS pin because it impairs the latch function and often degrades the jitter performance of the device.

With the pin driven low, hysteresis may become large, but in this device, the effect is not reliable or intended as a latch function.

CROSSOVER BIAS POINT

Rail-to-rail inputs of this type, in both op amps and comparators, have a dual front-end design. Certain devices are active near the $V_{\rm CC}$ rail and others are active near the $V_{\rm EE}$ rail. At some predetermined point in the common-mode range, a crossover occurs. At this point, normally $V_{\rm CC}/2$, the direction of the bias current reverses and there are changes in measured offset voltages and currents.

The ADCMP609 slightly elaborates on this scheme. Crossover points can be found at approximately 0.8 V and 1.6 V.

MINIMUM INPUT SLEW RATE REQUIREMENT

With the rated load capacitance and normal good PC board design practice (as discussed in the Optimizing Performance section), these comparators should be stable at any input slew rate with no hysteresis. Broadband noise from the input stage is observed in place of the violent chattering seen with most other high speed comparators. With additional capacitive loading or poor bypassing, oscillation may be encountered. These oscillations are due to the high gain bandwidth of the comparator in combination with feedback through parasitics in the package and PC board. In many applications, chattering is not harmful.

TYPICAL APPLICATION CIRCUITS




Figure 16. Voltage-Controlled Oscillator




Figure 17. Duty Cycle to Differential Voltage Converter





Figure 18. Oscillator and Pulse Width Modulator

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 19. 8-Lead Mini Small Outline Package (MSOP) (RM-8) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
ADCMP609BRMZ ¹	-40°C to +125°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	GW
ADCMP609BRMZ-REEL ¹	-40°C to +125°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	GW
ADCMP609BRMZ-REEL71	-40°C to +125°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	GW

¹ Z = RoHS Compliant Part.

