


Comlinear™ CLC1602, CLC3602

Single and Triple 1.8GHz, Low Distortion Amplifiers

**FEATURES**

- 0.1dB gain flatness to 115MHz
- 0.01%/0.01° differential gain/phase error
- 1280MHz -3dB bandwidth at G = 2
- 1.8GHz -3dB bandwidth at G = 1
- 7,400V/μs slew rate
- 200mA output current (easily drives two video loads)
- -76/-90dBc 2nd/3rd harmonics at 20MHz
- -61/-67dBc 2nd/3rd harmonics at 70MHz
- Fully specified at 5V and ±5V supplies
- CLC1602: Lead-free SOT23-6
- Future option CLC3602: Lead-free TSSOP-14

APPLICATIONS


- Professional video
- High resolution video graphics
- Video switchers and routers
- Communication receivers
- Active filters
- IF/RF gain stage
- Instrumentation
- CCD imaging

General Description

The *Comlinear* CLC1602 (single) and CLC3602 (triple) are high-performance, current feedback amplifiers. These amplifiers provide 1.8GHz unity gain bandwidth and provide 7,400V/μs slew rate exceeding the requirements of high-definition television (HDTV) and other multimedia applications.

These *Comlinear* high-performance amplifiers offer excellent video specifications: 0.1dB gain flatness to 115MHz with ample output current to drive multiple video loads. Radar and communication receivers will benefit from the low harmonic distortion performance (-61/-67dBc HD2/HD3 at 70MHz) of the CLC1602 family of amplifiers.

With 7,400V/μs slew rate, 0.5ns rise/fall times, and 4ns settling time to 0.1% the *Comlinear* CLC1602 and CLC3602 are well suited for pulse amplifying and instrumentation applications.

Typical Application - Driving Dual Video Loads**Ordering Information**


Part Number	Package	Pb-Free	Operating Temperature Range	Packaging Method
CLC1602IST6X*	SOT23-6	Yes	-40°C to +85°C	Reel
CLC1602IST6*	SOT23-6	Yes	-40°C to +85°C	Rail
CLC3602ITP14X†	TSSOP-14	Yes	-40°C to +85°C	Reel
CLC3602ITP14†	TSSOP-14	Yes	-40°C to +85°C	Rail

*Preliminary Product Information, †Future Product Offering

Moisture sensitivity level for all parts is MSL-1.

Advance Information


CLC1602 Pin Configuration



CLC1602 Pin Assignments

Pin No.	Pin Name	Description
1	OUT	Output
2	-VS	Negative supply
3	+IN	Positive input
4	-IN	Negative input
5	DIS	Disable. Enabled if pin is left floating or pulled above V _{ON} , disabled if pin is grounded or pulled below V _{OFF} .
6	+VS	Positive supply

CLC3602 Pin Configuration



CLC3602 Pin Configuration

Pin No.	Pin Name	Description
1	DIS1	Disable pin channel 1. Enabled if pin is left floating or pulled above V _{ON} , disabled if pin is grounded or pulled below V _{OFF} .
2	DIS2	Disable pin channel 2. Enabled if pin is left floating or pulled above V _{ON} , disabled if pin is grounded or pulled below V _{OFF} .
3	DIS3	Disable pin channel 3. Enabled if pin is left floating or pulled above V _{ON} , disabled if pin is grounded or pulled below V _{OFF} .
4	+VS	Positive supply
5	+IN1	Positive input, channel 1
6	-IN1	Negative input, channel 1
7	OUT1	Output, channel 1
8	OUT3	Output, channel 3
9	-IN3	Negative input, channel 3
10	+IN3	Positive input, channel 3
11	-VS	Negative supply
12	+IN2	Positive input, channel 2
13	-IN2	Negative input, channel 2
14	OUT2	Output, channel 2

Advance Information



Absolute Maximum Ratings

The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table defines the conditions for actual device operation.

Parameter	Min	Max	Unit
Supply Voltage	0	14	V
Input Voltage Range	$-V_S -0.5V$	$+V_S +0.5V$	V

Reliability Information

Parameter	Min	Typ	Max	Unit
Junction Temperature			150	°C
Storage Temperature Range	-65		150	°C
Lead Temperature (Soldering, 10s)			300	°C
Package Thermal Resistance				
6-Lead SOT23		TBD		°C/W
14-Lead TSSOP		TBD		°C/W

Notes:

Package thermal resistance (θ_{JA}), JDEC standard, multi-layer test boards, still air.

ESD Protection

Product	SOT23-6	TSSOP-14
Human Body Model (HBM)	TBD	TBD
Charged Device Model (CDM)	TBD	TBD

Recommended Operating Conditions

Parameter	Min	Typ	Max	Unit
Operating Temperature Range	-40		+85	°C
Supply Voltage Range	4		12	V

Advance Information



Electrical Characteristics at +5V

$T_A = 25^\circ C$, $V_S = +5V$, $R_f = R_g = 250\Omega$, $R_L = 150\Omega$ to $V_S/2$, $G = 2$; unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Frequency Domain Response						
UGBW	-3dB Bandwidth	$G = +1$, $V_{OUT} = 0.2V_{pp}$		TBD		MHz
BW _{SS}	-3dB Bandwidth	$G = +2$, $V_{OUT} = 0.2V_{pp}$		1080		MHz
BW _{LS}	Large Signal Bandwidth	$G = +2$, $V_{OUT} = 4V_{pp}$		720		MHz
BW _{0.1dBSS}	0.1dB Gain Flatness	$G = +2$, $V_{OUT} = 0.2V_{pp}$		120		MHz
BW _{0.1dBLS}	0.1dB Gain Flatness	$G = +2$, $V_{OUT} = 2V_{pp}$		TBD		MHz
Time Domain Response						
t_R, t_F	Rise and Fall Time	$V_{OUT} = 2V$ step; (10% to 90%)		0.6		ns
t_S	Settling Time to 0.1%	$V_{OUT} = 2V$ step		TBD		ns
OS	Overshoot	$V_{OUT} = 0.2V$ step		8		%
SR	Slew Rate	4V step		3200		V/ μ s
Distortion/Noise Response						
HD2	2nd Harmonic Distortion	$2V_{pp}$, 5MHz		-80		dBc
		$2V_{pp}$, 20MHz		-76		dBc
		$2V_{pp}$, 70MHz		-58		dBc
HD3	3rd Harmonic Distortion	$2V_{pp}$, 5MHz		-80		dBc
		$2V_{pp}$, 20MHz		-76		dBc
		$2V_{pp}$, 70MHz		-58		dBc
D _G	Differential Gain	NTSC (3.58MHz), DC-coupled, $R_L = 150\Omega$		0.01		%
D _P	Differential Phase	NTSC (3.58MHz), DC-coupled, $R_L = 150\Omega$		0.01		°
IMD	3rd Order Intermodulation Distortion	$V_{OUT} = 2V_{pp}$, 70MHz, $\Delta f = 200\text{kHz}$		TBD		dBc
OIP	3rd Order output Intercept Point	$V_{OUT} = 2V_{pp}$, 70MHz, $\Delta f = 200\text{kHz}$		TBD		dBm
e _n	Input Voltage Noise	> 1MHz		2.3		nV/ $\sqrt{\text{Hz}}$
i _n	Input Current Noise	> 1MHz, Non-inverting		46		pA/ $\sqrt{\text{Hz}}$
		> 1MHz, Inverting		35		pA/ $\sqrt{\text{Hz}}$
X _{TALK}	Crosstalk	Channel-to-channel 5MHz		TBD		dB
DC Performance						
V _{IO}	Input Offset Voltage			2		mV
dV _{IO}	Average Drift			TBD		$\mu\text{V}/^\circ\text{C}$
I _{bn}	Input Bias Current (Non-inverting)			5		μA
dI _{bn}	Average Drift			TBD		nA/ $^\circ\text{C}$
I _{bi}	Input Bias Current (Inverting)			25		μA
dI _{bi}	Average Drift			TBD		nA/ $^\circ\text{C}$
PSRR	Power Supply Rejection Ratio	DC		87		dB
A _{OL}	Open-Loop Transimpedance	$V_{OUT} = V_S / 2$		110		k Ω
I _S	Supply Current	per channel		12		mA
Disable Characteristics						
T _{ON}	Turn On Time			0.11		us
T _{OFF}	Turn Off Time			1.2		us
OFF _{IOS}	Off Isolation	5MHz		TBD		dB
OFF _{COUT}	Off Output Capacitance			TBD		pF
OFF _{ROUT}	Off Output Resistance			TBD		k Ω
V _{OFF}	Power Down Input Voltage	DIS pin, disabled if pin is grounded or pulled below V _{OFF}			1.9	V
V _{ON}	Enable Input Voltage	DIS pin, enabled if pin is left open or pulled above V _{ON}	2.4			V
I _{SD}	Disable Supply Current	DIS pin is grounded		0.12		mA

Notes:

1.



Electrical Characteristics at +5V continued

$T_A = 25^\circ\text{C}$, $V_S = +5\text{V}$, $R_f = R_g = 250\Omega$, $R_L = 150\Omega$ to $V_S/2$, $G = 2$; unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Input Characteristics						
R_{IN}	Input Resistance	Non-inverting		TBD		$\text{M}\Omega$
C_{IN}	Input Capacitance			TBD		pF
CMIR	Common Mode Input Range			1.3 to 3.7		V
CMRR	Common Mode Rejection Ratio	DC		60		dB
Output Characteristics						
R_O	Output Resistance	Closed Loop, DC		TBD		$\text{m}\Omega$
V_{OUT}	Output Voltage Swing	$R_L = 150\Omega$		1.6 to 3.4		V
		$R_L = 1\text{k}\Omega$		TBD		V
I_{OUT}	Output Current			± 200		mA
I_{SC}	Short-Circuit Output Current	$V_{OUT} = V_S / 2$		TBD		mA

Notes:

1.



Electrical Characteristics at $\pm 5V$

$T_A = 25^\circ C$, $V_S = \pm 5V$, $R_f = R_g = 250\Omega$, $R_L = 150\Omega$ to $V_S/2$, $G = 2$; unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Frequency Domain Response						
UGBW	-3dB Bandwidth	$G = +1$, $V_{OUT} = 0.2V_{pp}$		1800		MHz
BW _{SS}	-3dB Bandwidth	$G = +2$, $V_{OUT} = 0.2V_{pp}$		1280		MHz
BW _{LS}	Large Signal Bandwidth	$G = +2$, $V_{OUT} = 4V_{pp}$		800		MHz
BW _{0.1dBSS}	0.1dB Gain Flatness	$G = +2$, $V_{OUT} = 0.2V_{pp}$		115		MHz
BW _{0.1dBLS}	0.1dB Gain Flatness	$G = +2$, $V_{OUT} = 2V_{pp}$		TBD		MHz
Time Domain Response						
t_R , t_F	Rise and Fall Time	$V_{OUT} = 2V$ step; (10% to 90%)		0.5		ns
t_S	Settling Time to 0.1%	$V_{OUT} = 2V$ step		4		ns
OS	Overshoot	$V_{OUT} = 0.2V$ step		2		%
SR	Slew Rate	4V step		7400		V/ μ s
Distortion/Noise Response						
HD2	2nd Harmonic Distortion	$2V_{pp}$, 5MHz		-81		dBc
		$2V_{pp}$, 20MHz		-76		dBc
		$2V_{pp}$, 70MHz		-61		dBc
HD3	3rd Harmonic Distortion	$2V_{pp}$, 5MHz		-92		dBc
		$2V_{pp}$, 20MHz		-90		dBc
		$2V_{pp}$, 70MHz		-67		dBc
D _G	Differential Gain	NTSC (3.58MHz), DC-coupled, $R_L = 150\Omega$		0.01		%
D _P	Differential Phase	NTSC (3.58MHz), DC-coupled, $R_L = 150\Omega$		0.01		°
IMD	3rd Order Intermodulation Distortion	$V_{OUT} = 2V_{pp}$, 70MHz, $\Delta f = 200\text{kHz}$		TBD		dBc
OIP	3rd Order output Intercept Point	$V_{OUT} = 2V_{pp}$, 70MHz, $\Delta f = 200\text{kHz}$		TBD		dBm
e _n	Input Voltage Noise	> 1MHz		2.3		nV/ $\sqrt{\text{Hz}}$
i _n	Input Current Noise	> 1MHz, Non-inverting		46		pA/ $\sqrt{\text{Hz}}$
		> 1MHz, Inverting		35		pA/ $\sqrt{\text{Hz}}$
X _{TALK}	Crosstalk	Channel-to-channel 5MHz		TBD		dB
DC Performance						
V _{IO}	Input Offset Voltage ⁽¹⁾		-5	2	+5	mV
dV _{IO}	Average Drift			TBD		$\mu\text{V}/^\circ\text{C}$
I _{bn}	Input Bias Current (Non-inverting) ⁽¹⁾		-30	5	30	μA
dI _{bn}	Average Drift			TBD		nA/ $^\circ\text{C}$
I _{bi}	Input Bias Current (Inverting) ⁽¹⁾		-60	25	60	μA
dI _{bi}	Average Drift			TBD		nA/ $^\circ\text{C}$
PSRR	Power Supply Rejection Ratio ⁽¹⁾	DC	80	87		dB
A _{OL}	Open-Loop Transimpedance	$V_{OUT} = V_S / 2$		110		k Ω
I _S	Supply Current ⁽¹⁾	per channel		12	16	mA
Disable Characteristics						
T _{ON}	Turn On Time			0.09		us
T _{OFF}	Turn Off Time			1.2		us
OFF _{IOS}	Off Isolation	5MHz		TBD		dB
OFF _{COUT}	Off Output Capacitance			6.4		pF
OFF _{ROUT}	Off Output Resistance			TBD		k Ω
V _{OFF}	Power Down Input Voltage	DIS pin, disabled if pin is grounded or pulled below V _{OFF}			1.4	V
V _{ON}	Enable Input Voltage	DIS pin, enabled if pin is left open or pulled above V _{ON}	2.9			V
I _{SD}	Disable Supply Current	DIS pin is grounded		0.14		mA

Notes:

1. 100% tested at $25^\circ C$



Electrical Characteristics at $\pm 5V$ continued

$T_A = 25^\circ C$, $V_S = \pm 5V$, $R_f = R_g = 250\Omega$, $R_L = 150\Omega$ to $V_S/2$, $G = 2$; unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Input Characteristics						
R_{IN}	Input Resistance	Non-inverting		TBD		$m\Omega$
C_{IN}	Input Capacitance			1.5		pF
CMIR	Common Mode Input Range			± 3.8		V
CMRR	Common Mode Rejection Ratio ⁽¹⁾	DC	55	60		dB
Output Characteristics						
R_O	Output Resistance	Closed Loop, DC		TBD		$m\Omega$
V_{OUT}	Output Voltage Swing	$R_L = 150\Omega$ ⁽¹⁾	-3.5	± 3.8	3.5	V
		$R_L = 1k\Omega$		TBD		V
I_{OUT}	Output Current			± 200		mA
I_{SC}	Short-Circuit Output Current	$V_{OUT} = V_S / 2$		TBD		mA

Notes:

1. 100% tested at $25^\circ C$


Advance Information



Mechanical Dimensions

SOT23-6 Package

SOT23-6



TSSOP-14 Package

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado

T: 970.663.5452

T: 877.663.5415 (toll free)

CADEKA, the CADEKA logo design, and Comlinear and the Comlinear logo design, are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007 by CADEKA Microcircuits LLC. All rights reserved.