August 1996



Comlinear CLC436 200MHz, ±15V, Low-Power Voltage Feedback Op Amp

General Description

The Comlinear CLC436 is a high-performance, low power, voltage-feedback operational amplifier that has been designed for a wide range of low-cost applications. The CLC436 is specified to operate from dual ±5V to dual ±15V power supplies. Operating from ±5V supplies, the unity gain stable CLC436 consumes a mere 23mW of power and features a 150MHz bandwidth and 850V/ μ s slew rate. Operating from ±15V power supplies, the CLC436 consumes only 69mW (I_{cc} = 2.3mA) to provide a 200MHz unity-gain bandwidth, a very fast 2400V/ μ s slew rate and 13ns rise/fall times (5V step). At ±15V, the device also provides large signal swings (>20V_{pp}) to give high dynamic range and signal-to-noise ratio.

As a low-power NTSC or PAL video line-driver, the CLC436 delivers low differential gain and phase errors (0.2%, 1.2°) and very high output drive current of 80mA. When used as a video ADC driver, the CLC436 offers low Total Harmonic Distortion (THD) and high Spurious Free Dynamic Range (SFDR). Because of it's voltage feedback topology, the CLC436 allows use of reactive elements in the feedback path and can be configured as an excellent active filter for video-reconstruction DACs.

The CLC436's combination of low cost and high performance in addition to its low-power voltage-feedback topology make it a versatile signal conditioning building block for a wide range of price-sensitive applications.


Features


- 2.3mA supply current
- 200MHz unity-gain bandwidth
- 2400V/µs slew rate
- Unity gain stable
- 110dB common-mode rejection ratio
- 80mA drive current
- >20V_{pp} output swing
- ±5V to ±15V supplies

Applications


- Video line driver
- Video ADC driver
- Desktop Multimedia
- Low powered cable driver
- Video DAC buffer
- Active filters/integrators
- NTSC & PAL video systems

Frequency Response $(A_v = +2V/V)$





http://www.national.com



| PARAMETERS | CONDITIONS | V _{cc} | TYP 25° | MIN/MAX RATINGS | | | UNITS | NOTES |
|---|---|--|--|--|---|--|--|------------------|
| | CLC436AJ | | | 25° | 0° to +70° | -40° to +85° | | |
| FREQUENCY DOMAIN RE | SPONSE | | | | | | | Î |
| -3dB bandwidth -3dB bandwidth $A_{V} = +1$ | $ \begin{array}{l} V_{out} < 0.5 V_{pp} \ (AJP) \\ V_{out} < 0.5 V_{pp} \ (AJE) \\ V_{out} < 10 V_{pp} \\ V_{out} < 0.5 V_{pp}, \ R_{f} = 0 \end{array} $ | ±15, ±5 ±15, ±5 ±15, ±5 | 96,55 96,55 25 200,150 | 50 50 21 | 50 60 20 | 50 40 16 | MHz MHz MHz MHz | B B |
| gain flatness rolloff peaking linear phase deviation differential gain differential phase gain bandwidth product | $\begin{array}{l} V_{out} < 0.5V_{pp} \\ V_{out} < 0.5V_{pp} \\ DC to 20MHz \\ DC to 10MHz \\ DC to 10MHz \\ 4.43MHz, R_L=150\Omega \\ 4.43MHz, R_L=150\Omega \\ V_{out} < 2.0V_{pp} \end{array}$ | ±15, ±5 | 0.6 0 0.5 0.2 1.2 200,100 | 1.2 0.03 | 1.2 0.03 | 1.2 0.03 | dB dB deg % deg MHz | B B |
| TIME DOMAIN RESPONSE rise and fall time settling time to 0.05% overshoot slew rate | $\begin{array}{l} \text{2V step, } t_{r}(\text{in}) = 5\text{ns} \\ \text{5V step, } t_{r}(\text{in}) = 5\text{ns} \\ \text{2V step, } t_{r}(\text{in}) = 5\text{ns} \\ \text{2V step, } t_{r}(\text{in}) = 5\text{ns} \\ \text{5V step, } t_{r}(\text{in}) = 5\text{ns} \end{array}$ | ±15, ±5 ±15, ±5 | 11 13 36,48 0.5 2400,850 | 13 16 42 1 2000 | 14 18 65 2 1900 | 18 20 85 2 1600 | ns ns ns % V/µs | |
| DISTORTION AND NOISE F 2 nd harmonic distortion 3 rd harmonic distortion 2 nd harmonic distortion 3 rd harmonic distortion input voltage noise current noise | $\begin{array}{l} \textbf{RESPONSE} \\ 1 V_{pp,} 1 MHz \\ 1 V_{pp,} 1 MHz \\ 1 V_{pp,} 5 MHz \\ 1 V_{pp,} 5 MHz \\ @ 1 kHz \\ @ 1 kHz \\ \end{array}$ | | -72 -70 -65 -63 11 0.8 | -65 -62 -56 -54 12.6 1.5 | -62 -60 -56 -54 13.5 1.9 | -62 -60 -53 -54 14.1 2.3 | dBc dBc dBc dBc nV/√Hz pA/√Hz | B B |
| STATIC DC PERFORMANC input offset voltage average drift input bias current average drift input offset current power supply rejection ratio common-mode rejection ratio supply current open loop gain | b DC io DC $R_L = \infty$ | ±15, ±5 ±15, ±5 ±15, ±5 ±15, ±5 | 1.5,1.5 6 1,1.2 4 0.1,0.1 95 110 2.3 85,80 | 5 3 - 1 75 75 4 | 5 40 3 50 1 75 73 4 | 5 70 4 70 3 75 70 4 | mV μV/°C μA nA/°C μA dB dB mA dB | A A B A |
| MISCELLANEOUS PERFOR input resistance input capacitance input resistance input voltage range output voltage range output voltage range output voltage range output voltage range | common-mode common-mode differential-mode common-mode $R_L = 100\Omega$ $R_L = \infty$ $R_L = 100\Omega$ $R_L = \infty$ | ±15 ±5 ±15 ±5 ±5 ±15, ±5 ±15, ±5 | 40 2 4.9 ±12 ±3 +11.6/-10.5 +13/-12.2 ±2.8 ±3.4 0.01 120,90 80,40 | 20 3 4.0 ±11 +8.5/-8.5 +12/-12 0.05 100 75 | 15 3 3.0 ±10.5 +8.5/-8.5 +12/-12 0.07 95 70 | 10 5 2.5 ±10 +8.5/-8.5 +12/-12 0.1 90 65 | MΩ pF MΩ V V V V V MA mA | |

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Absolute Maximum Ratings

| supply voltage | | | |
|-------------------------------------|--|--|--|
| maximum junction temperature | | | |
| storage temperature range | | | |
| lead temperature (soldering 10 sec) | | | |

| .0V |
|-----|
| Э°С |
| С°С |
| С°С |
| |

Ordering InformationModelTemperature RangeDescriptionCLC436AJP-40°C to +85°C8-pin PDIPCLC436AJE-40°C to +85°C8-pin SOIC


Notes

A) J-level: spec is 100% tested at +25°C, sample tested at +85°C. B) J-level: spec is sample tested at +25°C.


| Package | θ _{JC} | $\theta_{AE}^{}$ |
|---------------------|-----------------|------------------|
| Plastic (AJP) | 90°C/W | 105°C/W |
| Surface Mount (AJE) | 120°C/W | 140°C/W |

Package Thermal Resistance

CLC436 Typical Performance Characteristics ($V_{cc} = \pm 15V$, $A_v = +2$, $R_f = 499\Omega$, $R_L = 1k\Omega$; unless specified)



CLC436 Typical Performance Characteristics (V_{cc} = ±15V, A_v = +2, R_f = 499Ω, R_L = 1kΩ; unless specified)



CLC436 OPERATION

Description

The CLC436 is a unity gain stable voltage feedback amplifier. The voltage feedback topology allows for capacitors and nonlinear devices in the feedback path. The matched input bias currents track well over temperature. This allows the DC offset to be minimized by matching the impedance seen by both inputs.

The low cost, low power, conventional topology, and high output current make the CLC436 an excellent choice for applications such as:

- Low Power Cable Drivers
- Active Filters
- Buffers
- NTSC and PAL Video Systems

Gain

The non-inverting and inverting gain equations for the CLC436 are as follows:

Non-inverting Gain: $1 + \frac{R_f}{R_g}$ Inverting Gain: $-\frac{R_f}{R_g}$

Where R_f is the feedback resistor and R_g is the gain setting resistor. Figure 1 shows the general non-inverting gain configuration including the recommended bypass capacitors.




Figure 1: Recommended Non-Inverting Gain Circuit

Output Drive Performance

R_f = 499Ω

The CLC436 can source over 120mA of output current. It can easily drive $9V_{pp}$ into a 50Ω load. The circuit shown in Figure 1 demonstrates the output current capability of the CLC436. The circuit values listed below, a $3V_{pp}$ input signal and ±15V supplies, were used to obtain the result shown in Figure 2.

• R_L = 50Ω




Figure 2: Large Signal Pulse Response into 50

The high output drive capability of the CLC436 is suitable for driving capacitive loads. When driving a capacitive load or coaxial cable, include a series resistance R_s to improve stability. Refer to the R_s vs *Capacitive Load* plot in the typical performance section to determine the recommended resistance for various capacitive loads.

Single Supply Operation

The CLC436 can be operated from a single supply using the topology shown in Figure 3. R_1 and R_2 form a voltage divider that sets the non-inverting input DC voltage. The coupling capacitor C1 isolates the DC bias point from the previous stage. The DC gain of this circuit is 1 and the high frequency gain is set by R_f and R_g .




Figure 3: Single Supply Circuit

Power Dissipation

The power dissipation of an amplifier can be described in two conditions:

- Quiescent Power Dissipation P_Q (No Load Condition)
- Total Power Dissipation P_T (with Load Condition)

The following steps can be taken to determine the power consumption of the CLC436:

- 1. Determine the quiescent power $P_Q = I_{cc} (V_{cc} - V_{ee})$ 2. Determine the RMS power at the output stage
- 2. Determine the RMS power at the output stage $P_O = (V_{cc} V_{load}) (I_{load})$ 3. Determine the total RMS power
- 3. Determine the total RMS power $P_T = P_Q + P_O$

The maximum power that the package can dissipate at a given temperature is illustrated in the **Power Derating** plot in the **Typical Performance Characteristics** section. The power derating curve for any package can be derived by utilizing the following equation:

$$\mathsf{P} = \frac{\left(175^\circ - \mathsf{T}_{amb}\right)}{\theta_{\mathsf{IA}}}$$

where: $T_{amb} = Ambient temperature in °C$

 θ_{JA} = Thermal resistance, from junction to ambient, for a given package in °C/W

Layout Considerations

A proper printed circuit layout is essential for achieving high frequency performance. Comlinear provides evaluation boards for the CLC436 (730013 - DIP, 730027-SOIC) and suggests their use as a guide for high frequency layout and as an aid for device testing and characterization.

Supply bypassing is required for optimum performance. The bypass capacitors provide a low impedance current return path at the supply pins. They also provide high frequency filtering on the power supply traces. Other layout factors also play a major role in high frequency performance. The following steps are recommended as a basis for high frequency layout:

- 1. Include 6.8μF tantalum and 0.01μF ceramic bypass capacitors on both supplies.
- 2. Place the 6.8μ F capacitors within 0.75 inches of the power pins.
- 3. Place the 0.01μ F capacitors within 0.1 inches of the power pins.
- 4. Remove the ground plane near the input and output pins to reduce parasitic capacitance.
- 5. Minimize all trace lengths to reduce series inductances.

Applications Circuit

State Variable Filter

The filter shown on the front page offers both a bandpass and a low pass output. The design equations are shown below.

$$Q = \frac{R_1}{R_3}$$

$$A_v = \frac{R_1}{R_4}, \text{ desired mid-band gain}$$

$$f_r = \frac{Q}{2\pi R_1 C}, \text{ desired resonant frequency}$$

$$R_2 = R_3$$

The state variable filter can be modified to obtain a tunable band pass filter. This technique is shown in the CLC522, Wideband Variable Gain Amplifier, data sheet.

Transimpedance Application

The low 1.1pA/ \sqrt{Hz} input current noise and unity gain stability make the CLC436 useful as a photo diode preamplifier. Figure 4 illustrates a transimpedance amplifier. R_f sets the transimpedance gain. The photodiode current is multiplied by R_f to determine the output voltage.




Figure 4: Transimpedance Amplifier

The feedback capacitor (C_f) is required to compensate for the added input capacitance of the photodiode (C_d). The feedback capacitance reduces peaking in the frequency response. As the value of the feedback capacitance increases from zero, the rolloff of the response will increase.

D Instrumentation Amplifier An instrumentation circuit i

An instrumentation circuit is shown in Figure 5. The high CMRR of the CLC436 benefits this application. The resistors are kept equal to improve the overall CMRR.





Figure 5: Instrumentation Amplifier

2nd Order Sallen-Key Band-Pass Filter

The CLC436 is well suited for Sallen-Key type active filters. Figure 6 illustrates the band pass topology and design equations. For optimum high frequency performance:

- Keep the resistor values between 10Ω and $1k\Omega$
- Keep the capacitor values between 10pF and 500pF

Begin design by choosing reasonable values for C_1 and C_2 and then setting the desired mid-band gain.





Customer Design Applications Support

National Semiconductor is committed to design excellence. For sales, literature and technical support, call the National Semiconductor Customer Response Group at **1-800-272-9959** or fax **1-800-737-7018**.

Life Support Policy

National's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of National Semiconductor Corporation. As used herein:

- 1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



circuitry and specifications.

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe Fax: (+49) 0-180-530 85 86 E-mail: europe.support.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Francais Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960
 National Semiconductor

 Japan Ltd.

 Tel: 81-043-299-2309

 Fax: 81-043-299-2408

٩

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said