

Dual P-Channel 1.8-V (G-S) MOSFET

CHARACTERISTICS


- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit mode is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPICE Device Model Si5915DC

Vishay Siliconix









SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	0.81		V
On-State Drain Current ^a	I _{D(on)}	V _{DS} < -5V, V _{GS} = -4.5V	43		A
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = -4.5V, I _D = -3.4A	0.053	0.058	Ω
		V _{GS} = -2.5V, I _D = -2.7A	0.085	0.090	
		V _{GS} = -1.8V, I _D = -1A	0.129	0.131	
Forward Transconductance ^a	g _{fs}	V _{DS} = -5V, I _D = -3.4A	8.3	8	S
Diode Forward Voltage ^a	V _{SD}	I _S = -0.90A, V _{GS} = 0V	-0.80	-0.80	V
Dynamic^b					
Total Gate Charge	Q _g	V _{DS} = -4V, V _{GS} = -4.5V, I _D = -3.4A	5.9	5.9	nC
Gate-Source Charge	Q _{gs}		1.3	1.3	
Gate-Drain Charge	Q _{gd}		1.4	1.4	
Turn-On Delay Time	t _{d(on)}	V _{DD} = -4V, R _L = 4Ω I _D ≅ -1A, V _{GEN} = -4.5V, R _G = 6Ω	38	20	ns
Rise Time	t _r		68	70	
Turn-Off Delay Time	t _{d(off)}		26	35	
Fall Time	t _f		35	35	
Source-Drain Reverse Recovery Time	t _{rr}	I _F = -0.90A, di/dt = 100A/μs	33	30	

Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.



COMPARISON OF MODEL WITH MEASURED DATA ($T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.