


#### **GaAs MMIC**

#### **Preliminary Data**

- Broadband Power Amplifier [ 800..3500 Mhz ]
- DECT,PHS,PCS,GSM,AMPS,WLAN,WLL
- Single Voltage Supply
- Operating voltage range: 2.0to 6 V
- Pout = 25.5dBm at Vd=2.4V
- Pout = 27.0dBm at Vd=3.0V
- Pout = 30.0dBm at Vd=5.0V
- Overall power added efficiency up to 50 %
- Easy external matching



ESD: **E**lectro**s**tatic **d**ischarge sensitive device, observe handling precautions!

Туре	Marking	Ordering code (taped)	Package
CGY 196	t.b.d.	t.b.d.	SCT598

#### **Maximum ratings**


Characteristics	Symbol	max. Value	Unit
Positive supply voltage	$\vee_D$	6	V
Supply current	ID	1.0	А
Maximum input power	Pinmax	20	dBm
Channel temperature	T <sub>Ch</sub>	150	°C
Storage temperature	T <sub>stg</sub>	-55+150	°C
Total power dissipation ( <i>Ts</i> ≤ 81 ° <i>C</i> )	P <sub>tot</sub>	1.0	W
Ts: Temperature at soldering point			
Pulse peak power	P <sub>Pulse</sub>	2.0	W

#### **Thermal Resistance**

Characteristics	Symbol	max. Value	Unit
Channel-soldering point	R <sub>thChS</sub>	70	K/W



## **Functional Block Diagram**



Pin#	Name	Configuration
1	RFin/Vg	RF input power + Gate voltage [0V internal]
2	GND	RF and DC ground
3	VD2	Pos. drain voltage of the 2nd stage
4	n.c.	not connected
5	n.c.	not connected
6	RFout/VD3	RF output power / Pos. drain voltage of the 3rd stage
7	GND	RF and DC ground
8	VD1	Pos. drain voltage of the 1st stage

#### **DC** characteristics

Characteristics		Symbol	Conditions	min	typ	max	Unit
Drain current stage 1		IDSS1	VD1=3V		45		mA
	stage 2	IDSS2	VD2=3V		65		mA
	stage 3	IDSS2	VD2=3V		340		mA
Transconductance	stage 1	gfs1	VD=3V, ID=50mA		110		mS
	stage 2	gfs2	VD=3V, ID=300mA		650		mS
	stage 3	gfs3	VD=3V, ID=300mA		650		mS


# **Determination of Permissible Total Power Dissipation for Continuous and Pulse Operation**

The dissipated power is the power which remains in the chip and heats the device. It does not contain RF signals which are coupled out consistently.

#### a) Continuous Wave / DC Operation

For the determination of the permissible total power dissipation  $P_{tot\text{-DC}}$  from the diagram below it is necessary to obtain the temperature of the soldering point  $T_S$  first. There are two cases:

- When R<sub>thSA</sub> (soldering point to ambient) is not known: Measure T<sub>S</sub> with a temperature sensor at the leads were the heat is transferred from the device to the board (normally at the widest source or ground lead for GaAs). Use a small sensor of low heat transport, for example a thermoelement (< 1mm) with thin wires or a temperature indicating paper while the device is operating.</li>
- When  $R_{thSA}$  is already known:  $T_S = P_{diss} \times R_{thSA} + T_A$



#### b) Pulsed Operation

For the calculation of the permissible pulse load P<sub>tot-max</sub> the following formula is applicable:


$$P_{tot\text{-max}} = P_{tot\text{-DC}} x \text{ Pulse factor}$$
  
=  $P_{tot\text{-DC}} x (P_{tot\text{-max}} / P_{tot\text{-DC}})$ 

Use the values for Ptot-DC as derived from the above diagram and for the

pulse factor = 
$$P_{tot-max} / P_{tot-DC}$$

from the following diagram to get a specific value.

#### Pulse factor:



 $P_{tot\text{-max}}$  should not exceed the absolute maximum rating for the dissipated power  $P_{Pulse}$  = "Pulse peak power" = 2 W

## c) Reliability Considerations

This procedure yields the upper limit for the power dissipation for continuous wave (cw) and pulse applications which corresponds to the maximum allowed channel temperature. For best reliability keep the channel temperature low. The following formula allows to track the individual contributions which determine the channel temperature.

T <sub>ch</sub> =	( P <sub>diss</sub> x	R <sub>thChS</sub> ) +	T <sub>S</sub>
Channel temperature (= junction temperature)	Power dissipated in the chip. It does not contain decoupled RF-power	Rth of device from channel to soldering point	Temperature of soldering point, measured or calculated

# Electrical characteristics [ 3.0V DECT-Application: PCB-Layout see page 9] $(T_A = 25^{\circ}\text{C} \text{ , f=1.89 GHz, } Z_S = Z_L = 50 \text{ Ohm, unless otherwise specified})$


Characteristics	Symbol	min	typ	max	Unit
Supply current	I <sub>DD</sub>	-	300	-	mA
VD=3.0V; $Pin = +0 dBm$					
Supply current	$I_{DD}$	-	450	-	mA
VD=3.0V; Pin = -10 dBm					
Gain	G		32		dB
$VD=3.0V; P_{in} = -10 \text{ dBm}$	-		00.0		-ID
Output Power	$P_{O}$		26.0		dBm
$VD=3.0V$ ; $P_{in}=0$ dBm	D45		4.5		0/
Overall Power added Efficiency	PAE		45	-	%
$VD=3.0V$ ; $P_{in}=+0 dBm$	D45		<b>50</b>		0/
Overall Power added Efficiency	PAE		50	-	%
$VD=3.0V$ ; $P_{in}=3 dBm$			450		
Supply current	IDD	-	450	-	mA
VD=4.8V; Pin = -10 dBm	,		070		A
Supply current	IDD	-	370	-	mA
VD=4.8V; $Pin = 0$ $dBm$			00		-ID
Gain	G	-	32	-	dB
$VD=4.8V$ ; $P_{in} = -10 \text{ dBm}$	-		00		ID
Output Power	$P_{O}$		29		dBm
$VD=4.8V$ ; $P_{in}=0$ dBm	545		4.5		0/
Overall Power added Efficiency	PAE		45	-	%
$VD=4.8V$ ; $P_{in}=0$ dBm	545		50		0/
Overall Power added Efficiency	PAE		50	-	%
$VD=4.8V$ ; $P_{in}=5 dBm$	004		40		ID
Off Isolation	-S21		40		dB
$VD=0V$ ; $P_{in}=0$ $dBm$					
Load mismatch	-		nodule dar		-
$Pin=0dBm$ , $VD\leq3.6V$ , $Z_S=50$ $Ohm$ ,			for 10 sec	•	
Load VSWR = 20:1 for all phase,					
Load mismatch	-		nodule dar		-
Pin=3dBm , $VD \le 5.0V$ , $Z_S = 50$ Ohm,			for 10 sec		
Load VSWR = 20:1 for all phase,					
Stability	-	All spurious output		ıtput	-
Pin=0dBm, VD=3.6V, Z <sub>S</sub> =50 Ohm,		more than 70 dB below			
Load VSWR = 3:1 for all phase		desired signal level		level	
Stability	-		spurious ou		-
$Pin=3dBm$ , $VD=5.0V$ , $Z_S=50$ $Ohm$ ,			than 70 dB	•	
Load VSWR = 3:1 for all phase,		desi	red signal	level	




## Output power and power added efficiency


pulsed mode: T=417µs, duty cycle 12.5%

#### Electrical characteristics [3.0V DECT-Application: PCB-Layout see page 9]







Electrical characteristics [3.0V DECT-Application: PCB-Layout see page 9] S-Parameter [pulsed mode: T=417µs, duty cycle 12.5%, Pin=0dBm,Vd=3.3V]




**Pout,Id = f (Vd) | Pin=0dBm** [pulsed mode: T=417μs, duty cycle 12.5%]




## Electrical characteristics [3.0V DECT-Application: PCB-Layout see page 9]







### Test Board Layout [3.0V DECT-Application f=1.89GHz]




C5 = C6 = 680 pF

R1 = 2.7 Ohm

# Electrical characteristics [2.4V DECT-Application: PCB-Layout see page 12] ( $T_A = 25$ °C , f=1.89 GHz, $Z_S = Z_L = 50$ Ohm, unless otherwise specified)


Characteristics	Symbol	min	typ	max	Unit
Supply current  VD=2.4V; Pin = +0 dBm	IDD	-	360	-	mA
Supply current VD=2.4V; Pin = -10 dBm	I <sub>DD</sub>	-	450	-	mA
Output Power VD=2.4V; P <sub>in</sub> = 0 dBm	Po		25.7		dBm
Overall Power added Efficiency VD=2.4V; P <sub>in</sub> = +0 dBm	PAE		44	-	%
Supply current VD=2.2V; Pin = +0 dBm	I <sub>DD</sub>	-	350	-	mA
Supply current  VD=2.2V; Pin = -10 dBm	I <sub>DD</sub>	-	450	-	mA
Output Power $VD=2.2V$ ; $P_{in}=0$ $dBm$	Po		25.1		dBm
Overall Power added Efficiency VD=2.2V; P <sub>in</sub> = +0 dBm	PAE		42	-	%
Supply current VD=3.0V; Pin = +0 dBm	I <sub>DD</sub>	-	370	-	mA
Supply current  VD=3.0V; Pin = -10 dBm	I <sub>DD</sub>	-	450	-	mA
Output Power VD=3.0V; P <sub>in</sub> = 0 dBm	Po		27.0		dBm
Overall Power added Efficiency VD=3.0V; P <sub>in</sub> = +0 dBm	PAE		44	-	%
Off Isolation $VD=0V; P_{in}=0 dBm$	-S21		34		dB
Load mismatch $Pin=0dBm$ , $VD \le 3.6V$ , $Z_S=50$ Ohm, $Load\ VSWR=20:1\ for\ all\ phase$ ,	-	No module damage for 10 sec.		•	-
Load mismatch Pin=3dBm , $VD \le 5.0V$ , $Z_S = 50$ Ohm, Load $VSWR = 20:1$ for all phase,	-	No module damage for 10 sec.		-	
Stability Pin=0dBm, VD=3.6V, $Z_S$ =50 Ohm, Load VSWR = 3:1 for all phase	-	All spurious output more than 70 dB below desired signal level		-	
Stability $Pin=3dBm$ , $VD=5.0V$ , $Z_S=50$ $Ohm$ , $Load\ VSWR=3:1$ for all phase,	-	All spurious output - more than 70 dB below desired signal level		-	

## Pout,ld = f (Vd) | Pin=0dBm [pulsed mode: T=417μs, duty cycle 12.5%]





#### Test Board Layout [2.4V DECT-Application f=1.89GHz]




SIEMENS	High Frequency Semiconductors					
Туре	Package	File	Date			
CGY196 GaAs MMIC	SCT598	D:\Projekte\AKTUELL\EH_DB\lie ferung_pdf\Lieferung\word\cgy19	26.02.1998			
Key-word						
Notes on Processing						

## **Preliminary soldering recommendation**

•	Foot Print	drawing C63060-A2123-A001-01-0027			
•	Soldering	wave soldering: reflow soldering (IR or VPR)			
	soldering profile:	(,			
	ramp-up preheating	temperature gra time at 100 - 15		max. + 2 K/sec min. 90 sec.	
	ramp-up peak	temperature gra	dient	max. + 6 K/sec	
	exposure to molten solder	above 183°C		max. 150 sec	
	typ. solder temperature	typ. 215-245°C		max. 30 sec.	
	peak temperature	max. peak 260°		max. 10 sec.	
	ramp-down	temperature gra	dient:	min 6°C/sec	
		(see also soldering standard profile of databook 'package information')			
	comments	slow ramp-up, lo temperature rec	• • • • • • • • • • • • • • • • • • • •	phase and low max.	
•	Solder paste thickness	150 - 200 µm			
•	Control of soldering (voids)	<ul> <li>visual inspection</li> <li>cross sectioning</li> <li>measurement of case temperature / thermal resistance case to ambient</li> </ul>			
•	Jedec A-112A	level 1 sto	orage floor life a	t 30°C/90% unlimited	
•	IPC-9501 (IPC-4202)		•	t 30°C/60% unlimited ax. 245°C; < 6K/sec.	





Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, D-81541 München.

copyright Siemens AG 1996. All Rights Reserved.

As far as patents or other rights of third parties are concerned, liability is only assumed for components per se, not for applications, processes and cirucits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery, and prices please contact the Offices of Semiconductor Group in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the type in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.