Data Sheet, DS 1, Nov. 2001

# T-SMINT 4B3**T S**econd Gen. **Modular ISDN** (**O**rdinary) PEF 80902 Version 1.1

# **Wired** Communications



Never stop thinking.

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor

**Edition 2001-11-12**

**Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2001. All Rights Reserved.**

### **Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

## **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

# T-SMINTO 4B3**T S**econd Gen. **M**odular **I**SDN **NT**  (**O**rdinary) PEF 80902 Version 1.1

Wired Communications



Never stop thinking.

# **PEF 80902**



For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com



# **Table of Contents**











# **List of Figures Page**



![](_page_7_Picture_0.jpeg)

# **List of Tables** Page

![](_page_7_Picture_128.jpeg)

![](_page_8_Picture_0.jpeg)

# **1 Overview**

The PEB 80902 (T-SMINT<sup>®</sup>O) offers all NT1 features known from the PEB 8090 [9] and can hence replace the latter in all NT1 applications.

**Table 1** on **Page 1** summarizes the 2nd generation NT products.

	<b>PEF 80902</b>	<b>PEF 81902</b>	<b>PEF 82902</b>				
<b>T-SMINT®O</b>		T-SMINT <sup>®</sup> IX	<b>T-SMINT<sup>®</sup>I</b>				
Package	P-MQFP-44	P-MQFP-64 P-TQFP-64	P-MQFP-64 P-TQFP-64				
Register access	no	$U+S+HDLC+IOM^{\circledR}-2$	$U+S+IOM^{\circledR}-2$				
Access via	n.a	parallel (or SCI or $IOM^{\circledR}-2$ )	parallel (or SCI or $IOM^{\circledR}-2$ )				
MCLK, watchdog timer, SDS, BCL, D- channel arbitration, $IOM^{\circledR}-2$ access and manipulation etc. provided	no	yes	yes				
<b>HDLC</b> controller	no	yes	no				
NT1 mode available	yes (only)	no	no				

**Table 1 NT Products of the 2nd Generation**

![](_page_9_Picture_0.jpeg)

# **1.1 References**

- [1] TS 102 080, Transmission and Multiplexing; ISDN basic rate access; Digital transmission system on metallic local lines, ETSI, November 1998
- [2] FTZ 1 TR 220 Technische Richtlinie, Spezifikation der ISDN Schnittstelle Uk0 Schicht 1, Deutsche Telecom AG, August 1991
- [3] TS 0284/96 Technische Spezifikation Intelligenter Netzabschluß (iNT) mit den Funktionen eines Terminaladapters TA 2a/b (ohne Internverkehr), Deutsche Telekom AG, März 2001
- [4] pr ETS 300 012 Draft, ISDN; Basic User Network Interface (UNI), ETSI, November 1996
- [5] T1.605-1991, ISDN-Basic Access Interface for S and T Reference Points (Layer 1 Specification), ANSI, 1991
- [6] I.430, ISDN User-Network Interfaces: Layer 1 Recommendations, ITU, November 1988
- [7] IEC-T, ISDN Echocancellation Circuit, PEB 20901 (IEC TD) / PEB 20902 (IEC - TA), preliminary Target Specification 11.88, Siemens AG, 1988
- [8] SBCX, S/T Bus Interface Circuit Extended, PEB 2081 V3.4, User's Manual 11.96, Siemens AG, 1996
- [9] NTC-T, Network Termination Controller (4B3T), PEB 8090 V1.1, Data Sheet 06.98, Siemens AG, 1998
- [10] INTC-Q, Intelligent Network Termination Controller (2B1Q), PEB 8191 V1.1, Data Sheet 10.97, Siemens AG, 1997
- [11] Q-SMINTO, 2B1**Q S**econd Gen. **M**odular **I**SDN **NT (O**rdinary), PEF 80912 Q-SMINTIX, 2B1**Q S**econd Gen. **M**odular **I**SDN **NT (I**ntelligent e**X**ended), PEF 81912 Q-SMINTI, 2B1**Q S**econd Gen. **M**odular **I**SDN **NT (I**ntelligent), PEF 82912 V1.3, Data Sheets 03.01, Infineon AG, 2001
- [12] IOM®-2 Interface Reference Guide, Siemens AG, 03.91
- [13] SCOUT-S(X), Siemens Codec with S/T-Transceiver, PSB 2138x V1.1, Preliminary Data Sheet 08.98, Infineon Technologies AG, 1999
- [14] PITA, PCI Interface for Telephony/Data Applications V0.3, SICAN GmbH, September1997
- [15] Dual Channel SLICOFI-2, HV-SLIC; DUSLIC; PEB3265, 4265, 4266; Data Sheet DS2, Infineon Technologies, July 2000.

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor

![](_page_10_Picture_0.jpeg)

# **4B3T Second Gen. Modular ISDN NT (Ordinary) T-SMINT®O**

 **PEF 80902**

# **Version 1.1** CMOS

# **1.2 Features**

# **Features known from the PEB 8090**

- Single chip solution including U- and S-transceiver
- Perfectly suited for the NT1 in the ISDN
- Fully automatic activation and deactivation
- U-interface (4B3T) conform to ETSI [1] and FTZ [2]: – Meets all transmission requirements on all ETSI and FTZ loops with margin
- S/T-interface conform to ETSI [4], ANSI [5] and ITU [6]
	- Supports point-to-point and bus configurations
	- Meets and exceeds all transmission requirements
- Optional IOM®-2 interface eases chip testing and evaluation
- Power-on reset and Undervoltage Detection with no external components
- ESD robustness 2kV

![](_page_10_Picture_16.jpeg)

![](_page_10_Picture_130.jpeg)

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor

![](_page_11_Picture_1.jpeg)

# **New Features**

- Optional use of transformers with non-negligible resistance corresponding to up to  $20Ω$  on the line sidePin Vref and the according external capacitor removed
- Inputs accept 3.3V and 5V
- I/O (open drain) accepts pull-up to  $3.3V^{1}$
- Pin compatible with Q-SMINT<sup>®</sup>O (2nd Generation)
- LEDs indicating Loopback 2 and activation status
- Lowest power consumption due to
	- Low power CMOS technology (0.35µ)
	- Newly optimized low power libraries
	- High output swing on U- and S-line interface leads to minimized power consumption
	- Single 3.3 Volt power supply
- 185mW (NTC-T: 233mW) power consumption with random data over ETSI Loop 2.
- 15mW typical power consumption in power down (as NTC-T; NTC-Q: 28mW)

# **1.3 Not Supported are ...**

- No integrated hybrid is provided by the T-SMINT<sup>®</sup>O. Therefore, an external hybrid is always required, which consists of only two additional resistors as compared to an integrated hybrid, but allows for more flexibility in board design.
- Auxiliary IOM<sup>®</sup>-2 interface
- SRA (capacitive receiver coupling is not suited for S-feeding)
- NT-Star with star point on the IOM<sup>®</sup>-2 bus (already not supported in NTC-T).

 $1)$  Pull-ups to 5V must be avoided. A so-called 'hot-electron-effect' would lead to long term degradation.

![](_page_12_Picture_0.jpeg)

# **1.4 Pin Configuration**

![](_page_12_Figure_4.jpeg)

**Figure 1 Pin Configuration** 

![](_page_13_Picture_0.jpeg)

# **1.5 Block Diagram**

![](_page_13_Figure_4.jpeg)

![](_page_13_Figure_5.jpeg)

![](_page_14_Picture_0.jpeg)

•

**Overview**

# **1.6 Pin Definitions and Functions**

![](_page_14_Picture_240.jpeg)

# **Table 2 Pin Definitions and Functions**

![](_page_14_Picture_241.jpeg)

![](_page_15_Picture_0.jpeg)

![](_page_15_Picture_218.jpeg)

**Table 2 Pin Definitions and Functions** (cont'd)

![](_page_16_Picture_1.jpeg)

![](_page_16_Picture_191.jpeg)

![](_page_16_Picture_192.jpeg)

PU: Internal pull-up resistor (typ. 100µA)

I: Input

O: Output (Push-Pull)

OD: Output (Open Drain)

# **1.6.1 Specific Pins and Test Modes**

# **LED Pins ACT**, **LP2I**

A LED can be connected to pin **ACT** to display four different states (off, slow flashing, fast flashing, on). It displays the activation status of the U- and S-transceiver according to **Table 3**.

Data Sheet 9 2001-11-12

•

![](_page_17_Picture_0.jpeg)

![](_page_17_Picture_164.jpeg)

**Table 3 ACT States**

*Note: \* denotes the duty cycle 'high' : 'low'.*

with:

**U\_Deactivated**: 'Deactivated State' as defined in **Chapter 2.3.7.6**.

**U\_Activated**: 'SBC Synchronizing', 'Wait for Info U4H', and 'Transparent' as defined in **Chapter 2.3.7.6**.

**S-Activated**: 'Activated State' as defined in **Chapter 2.4.5.1**.

*Note: Optionally, pin ACT can drive a second LED with inverse polarity (connect this additional LED to 3.3V only).*

Another LED can be connected to pin **LP2I** to indicate an active Loopback 2 according to **Table 4.**

Pin LP2I	<b>LED</b>	Loopback 2 command in the $C_1$ -channel
N <sub>DD</sub>	off	received no loopback 2 command or loopback deactivation after a loopback 2 command.
<b>GND</b>	on	Loopback 2 command has been received. Complete analog loop is being closed on the S-interface.

**Table 4 LP2I States**

# **Test Modes**

Different test patterns on the U- and S-interface can be generated via pins TM0-2 according to **Table 5**.

.							
TM <sub>0</sub>	TM1	TM <sub>2</sub>	U-transceiver	<b>S-transceiver</b>			
0			Reserved for future use. Normal operation in this				
0			version.				
0			Normal operation	96 kHz <sup>1)</sup> <b>Continuous Pulses</b>			
				2 kHz <sup>2)</sup> Single Pulses			

**Table 5 Test Modes**

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor

![](_page_18_Picture_0.jpeg)

![](_page_18_Picture_1.jpeg)

![](_page_18_Picture_123.jpeg)

![](_page_18_Picture_124.jpeg)

<sup>1)</sup> The S-transceiver transmits pulses with alternating polarity at a rate of 192 kHz resulting in a 96 kHz envelope.

<sup>2)</sup> The S-transceiver transmits pulses with alternating polarity at a rate of 4 kHz resulting in a 2 kHz envelope.

 $3)$  Forces the U-transceiver into the state 'Transparent' where it transmits signal U5.

<sup>4)</sup> Forces the U-transceiver to go into state 'Test' and to send single pulses. The pulses are issued at 1.0 ms intervals and have a duration of 8.33 µs.

 $5)$  The U-transceiver is hardware reset.

# **1.7 System Integration**

The T-SMINT<sup>®</sup>O provides NT1 functionality without a microcontroller being necessary. Special selections can be done via pin strapping (DIO, BUS, TM0-2). The device has no µP interface.

The IOM $<sup>®</sup>$ -2 Interface serves only for monitoring and debugging purposes. It can be</sup> regarded as a window to the internal  $IOM^{\circledR}$ -2.

.

![](_page_19_Picture_0.jpeg)

![](_page_19_Figure_3.jpeg)

**Figure 3 Application Example T-SMINTO: Standard NT1**

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor

![](_page_20_Picture_0.jpeg)

# **2 Functional Description**

# **2.1 Reset Generation**

# **External Reset Input**

At the  $\overline{\text{RST}}$  input an external reset can be applied forcing the T-SMINT<sup>®</sup>O in the reset state. This external reset signal is additionally fed to the RSTO output.

# **Reset Ouput**

If VDDDET is active, then the deactivation of a reset output on RSTO is delayed by  $t_{\text{DEACT}}$  (see **Table 28**).

# **Reset Generation**

The T-SMINT<sup>®</sup>O has an on-chip reset generator based on a Power-On Reset (POR) and Under Voltage Detection (UVD) circuit (see **Table 28**). The POR/UVD requires no external components.

The POR/UVD circuit can be disabled via pin VDDDET.

The requirements on  $V_{DD}$  ramp-up during power-on reset are described in **Chapter 4.6.3**.

# **Clocks and Data Lines During Reset**

During reset the data clock (DCL) and the frame synchronization (FSC) keep running.

During reset DD and DU are high; with the exception of:

- The output C/I code from the U-Transceiver on DD is 'DR' = 0000
- The output C/I code from the S-Transceiver on DU is 'TIM' = 0000.

![](_page_21_Picture_0.jpeg)

# **2.2 IOM-2 Interface**

The IOM $^{\circledR}$ -2 interface always operates in NT mode according to the IOM $^{\circledR}$ -2 Reference Guide [12].

# **2.2.1 IOM-2 Functional Description**

The IOM $^{\circledR}$ -2 interface consists of four lines: FSC, DCL, DD, DU. The rising edge of FSC indicates the start of an  $IOM^{\circledast}$ -2 frame. The DCL clock signal synchronizes the data transfer on both data lines DU and DD. The DCL is twice the bit rate. The bits are shifted out with the rising edge of the first DCL clock cycle.

*Note: It is not possible to write any data via IOM-2 into the T-SMINTO.*

The  $IOM^{\circledR}$ -2 interface can be enabled/disabled with pin DIO.

The FSC signal is an 8 kHz frame sync signal. The number of PCM timeslots on the transmit line is determined by the frequency of the DCL clock , with the 512 kHz clock 1 channel consisting of 4 timeslots is available.

# **IOM®-2 Frame Structure of the T-SMINTO**

The frame structure on the IOM<sup>®</sup>-2 data ports (DU,DD) of the T-SMINT<sup>®</sup>O with a DCL clock of 512 kHz is shown in **Figure 4.**

![](_page_21_Figure_12.jpeg)

**Figure 4 IOM-2 Frame Structure of the T-SMINTO**

The frame is composed of one channel:

• Channel 0 contains 144-kbit/s of user and signaling data (2B + D), a MONITOR programming channel (not available in  $T$ -SMINT®O) and a command/indication channel (CI0) for control of e.g. the U-transceiver.

•

![](_page_22_Picture_0.jpeg)

# **2.3 U-Transceiver**

The statemachine of the U-Transceiver is compatible to the NT state machine in the PEB 8090 documentation [9], but includes some minor changes for simplification and compliance to Ref. [1].

Basic configurations are selected via pin strapping

# **2.3.1 4B3T Frame Structure**

The 4B3T U-interface performs full duplex data transmission and reception at the Ureference point according to ETSI TS 102 080 and FTZ 1TR 220. It applies the 4B3T block code together with adaptive echo cancelling and equalization. Transmission performance shall be such, that it meets all ETSI and FTZ test loops with margin.

The U-interface is designed for data transmission on twisted pair wires in local telephone loops, with basic access to ISDN and a user bit rate of 144 kbit/s.

The following information is transmitted over the twisted pair:

- Bidirectional:
	- B1, B2, D data channels
	- 120 kHz Symbol clock
	- 1 kHz Frame
	- Activation
	- 1 kbit/s Transparent Channel (M symbol), (not implemented)
- From LT to NT side:
	- Power feeding
	- Deactivation
	- Remote control of test loops (M symbol)
- From NT to LT side:
	- Indication of monitored code violations (M symbol)

# **Performance Requirements according to FTZ 1 TR 220 (August 1991):**

On the U-interface, the following transmission ranges are achieved without additional signal regeneration on the loop (bit error rate  $\leq 10^{-7}$ ):

- with noise:  $\geq 4.2$  km on wires of 0.4 mm diameter and  $\geq 8$  km on 0.6 mm wires
- without noise:  $\geq$  5 km on wires of 0.4 mm diameter and  $\geq$  10 km on 0.6 mm wires

*Note: Typical attenuation of FTZ wires of 0.4 mm diameter is about 7dB/km in contrast to ETSI wires of 0.4 mm with about 8dB/km.*

The transmission ranges can be doubled by inserting a repeater for signal regeneration.

Performance requirements according to ETSI TS 102 080 are met, too.

1 ms frames are transmitted via the U-interface, each consisting of:

• 108 symbols: 144 bit scrambled and coded  $B1 + B2 + D$  data

![](_page_23_Picture_0.jpeg)

- 11 symbols: Barker code for both symbol and frame synchronization (not scrambled)
- 1 symbol: Ternary maintenance symbol (not scrambled)

The 108 user data symbols are split into four equally structured groups. Each group (27 ternary symbols, resp. 36 bits) contains the user data of two  $IOM^{\circledR}$ -2 frames in the same order  $(8B + 8B + 2D + 8B + 8B + 2D)$ .

Different syncwords are used for each direction:

- Downstream from LT to  $NT$  + + + - + - + -
- Upstream from NT to  $LT$   $-+ - + - + + + +$

On the NT side, the transmitted Barker code begins 60 symbols after the received Barker code and vice versa.

$\mathbf{1}$	$\overline{2}$	$\mathfrak{S}$	$\overline{\mathbf{4}}$	5	6	$\overline{7}$	8	9	10	11	12
$D_1$	$D_1$	$D_1$	$D_1$	$D_1$	$D_1$	$D_1$	$D_1$	$D_1$	$D_1$	$D_1$	$D_1$
13	14	15	16	17	18	19	20	21	22	23	24
$\mathsf{D}_{1/2}$	$\mathsf{D}_{1/2}$	${\sf D}_{1/2}$	$D_2$	$D_2$	$D_2$	$D_2$	$D_2$	$D_2$	$D_2$	$D_2$	$D_2$
25	26	27	28	29	30	31	32	33	34	35	36
$D_2$	$D_2$	$\mathsf{D}_2$	$\mathsf{D}_3$	$D_3$	$D_3$	$D_3$	$D_3$	$D_3$	$D_3$	$D_3$	$D_3$
37	38	39	40	41	42	43	44	45	46	47	48
$D_3$	$D_3$	$D_3$	$D_{3/4}$	$\mathsf{D}_{3/4}$	$\mathsf{D}_{3/4}$	$D_4$	$D_4$	$D_4$	$D_4$	$\mathsf{D}_4$	$D_4$
49	50	51	52	53	54	55	56	57	58	59	60
$D_4$	$D_4$	$D_4$	$D_4$	$\mathsf{D}_4$	$\mathsf{D}_4$	$D_5$	$D_5$	$\mathsf{D}_5$	$\mathsf{D}_5$	$\mathsf{D}_5$	$D_5$
61	62	63	64	65	66	67	68	69	70	71	72
$D_5$	$D_5$	$\mathsf{D}_5$	$D_5$	$D_5$	$D_5$	$D_{5/6}$	$D_{5/6}$	$D_{5/6}$	$\mathsf{D}_6$	$\mathsf{D}_6$	$\mathsf{D}_6$
73	74	75	76	77	78	79	80	81	82	83	84
$\mathsf{D}_6$	$D_6$	$D_6$	$D_6$	$\mathsf{D}_6$	$\mathsf{D}_6$	$D_6$	$D_6$	$D_6$	$D_7$	$D_7$	$D_7$
85	86	87	88	89	90	91	92	93	94	95	96
M	$D_7$	$D_7$	$D_7$	$D_7$	$D_7$	D <sub>7</sub>	$D_7$	$D_7$	$D_7$	$D_{7/8}$	$\mathsf{D}_{7/8}$
97	98	99	100	101	102	103	104	105	106	107	108
$\mathsf{D}_{7/8}$	$\mathsf{D}_8$	$D_8$	$D_8$	$D_8$	$\mathsf{D}_8$	$D_8$	$D_8$	$\mathsf{D}_8$	$D_8$	$\mathsf{D}_8$	$\mathsf{D}_8$
109	110	111	112	113	114	115	116	117	118	119	120
$\mathsf{D}_8$	٠	٠	٠				÷			٠	

**Table 6 Frame Structure A for Downstream Transmission LT to NT**

![](_page_24_Picture_0.jpeg)

- $D_1 ... D_8$  Ternary 2B + D data of IOM®-2 frames 1 ... 8
- M Maintenance symbol
- +, Syncword

![](_page_25_Picture_1.jpeg)

![](_page_25_Picture_311.jpeg)

# Table 7 Frame Structure B for Upstream Transmission NT to LT

 $U_1 ... U_8$  Ternary 2B + D data of IOM®-2 frames 1... 8

M Maintenance symbol

+, - Syncword

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor

![](_page_26_Picture_0.jpeg)

# **2.3.2 Maintenance Channel**

The 4B3T frame structure provides a 1 kbit/s M(aintenance)-channel for the transfer of remote loopback commands and error indications.

# **Loopback Commands**

The LT station uses the M-channel to request remote loopbacks. Loopback commands are coded with a series of '0' and '+' symbols.

- A continuous series of '+' requests for loopback 2 activation in the NT
- A continuous series of '0' requests for deactivation of any loopback

The NT station reacts as soon as the pattern has been detected in 8 consecutive symbols.

# **Error Indications**

The NT U-transceiver reports line code violations via the M-channel to the exchange by setting one M-Bit to '+' polarity.

# **Transparent Messages**

The exchange of Transparent Messages via the Transparent Channel is not supported by the T-SMINTO.

# **2.3.3 Coding from Binary to Ternary Data**

Each 4 bit block of binary data is coded into 3 ternary symbols of MMS 43 block code according to **Table 8**.

The number of the next column to be used, is given at the right hand side of each block. The left hand signal elements in the table (both ternary and binary) are transmitted first.

![](_page_26_Picture_267.jpeg)

# **Table 8 MMS 43 Coding Table**

![](_page_27_Picture_0.jpeg)

# **PEF 80902**

# **Functional Description**

![](_page_27_Picture_257.jpeg)

# **2.3.4 Decoding from Ternary to Binary Data**

Decoding is done in the reverse manner of coding. The received blocks of 3 ternary symbols are converted into blocks of 4 bits. The decoding algorithm is given in **Table 9**.

As in the encoding table, the left hand symbol of each block (both binary and ternary) is the first bit and the right hand is the last. If a ternary block "0 0 0" is received, it is decoded to binary "0 0 0 0". This pattern usually occurs only during deactivation.

![](_page_27_Picture_258.jpeg)

# **Table 9 4B3T Decoding Table**

![](_page_28_Picture_0.jpeg)

![](_page_28_Picture_174.jpeg)

# **2.3.4.1 Monitoring of Code Violations**

The running digital sum monitor (RDSM) computes the running digital sum from the received ternary symbols by adding the polarity of the received user data  $(+1, 0, -1)$ . At the end of each block, the running digital sum is supposed to reflect the number of the next column in **Table 8.**

A code violation has occurred if the running digital sum is less than one or more than four at the end of a ternary block, or if the ternary block 0 0 0 (three user symbols with zero polarity) is found in the received data.

If at the end of a ternary block no error was found, the running digital sum retains its current value. If the counter value is greater than 4, it is set to 4 at the beginning of the next ternary block, if its value is 0 or less, it is set to one. So after a code violation has been detected, the RDSM synchronizes itself within a period depending on the received data pattern. Note there are some transmission errors which do not cause a code violation.

# **2.3.5 Scrambler / Descrambler**

# **Scrambler**

The binary transmit data from the  $IOM^{\circledR}$ -2 interface is scrambled with a polynomial of 23 bits, before it is sent to the 4B3T coder. The scrambler polynomial is::

$$
z^{-23} + z^{-18} + 1
$$

# **Descrambler**

The received data (after decoding from ternary to binary) is multiplied with a polynomial of 23 bits in order to recover the original data before it is forwarded to the IOM®-2 interface.The descrambler is self synchronized after 23 symbols. The descrambler polynomial is::

$$
z^{-23} + z^{-5} + 1
$$

The scrambling / descrambling process is controlled fully by the T-SMINTO. Hence, no influence can be taken by the user.

![](_page_29_Picture_0.jpeg)

# **2.3.6 Command/Indication Codes**

Both commands and indications depend on the data direction. **Table 10** presents all defined C/I codes. A new command or indication will be recognized as valid after it has been detected in two successive IOM®-2 frames (double last-look criterion).

Indications are strictly state orientated. Refer to the state diagrams in the following sections for commands and indications applicable in various states.

![](_page_29_Picture_161.jpeg)

# **Table 10 C/I Codes**

1) C/I code '1010' must not be input to the U-transceiver.

![](_page_29_Picture_162.jpeg)

•

![](_page_30_Picture_0.jpeg)

![](_page_30_Picture_110.jpeg)

# **2.3.7 State Machine for Activation and Deactivation**

# **2.3.7.1 State Machine Notation**

The following state diagram describes all the actions/reactions resulting from any command or detected signal and resulting from the various operating modes.

The states with its inputs and outputs are interpreted as shown below:

![](_page_30_Figure_8.jpeg)

# **Figure 5 State Diagram Example**

Each state has one or more transitions to other states. These transitions depend on certain conditions which are noted next to the transition lines. These conditions are the only possibility to leave a state. If more conditions have to be fulfilled together, they are put into parentheses with an AND operator (&). If more than one condition leads to the same transition, they are put into parentheses with an OR operator (|). The meaning of a condition may be inverted by the NOT operator (/). Only the described states and transitions exist.

At some transitions, an internal timer is started. The start of a timer is indicated by TxS ('x' is the timer number). Transitions that are caused if a timer has expired are labelled by TxE.

Some conditions lead to the same target state. To reduce the number of lines and the complexity of the figures, a state named "ANY STATE" acts on behalf of all state.

![](_page_31_Picture_0.jpeg)

The state machines are designed to cope with all ISDN devices with IOM®-2 standard interfaces. Undefined situations are excluded. In any case, the involved devices will enter defined conditions as soon as the line is deactivated.

# **2.3.7.2 Awake Protocol**

For the awake process two signals are defined' U1W' and 'U2W'. Depending on the call direction (up-, downstream) U1W and U2W are interpreted as awake or acknowledge signals (see figures below).

![](_page_31_Figure_6.jpeg)

**Figure 6 Awake Procedure initiated by the LT**

![](_page_31_Figure_8.jpeg)

**Figure 7 Awake Procedure initiated by the NT**

![](_page_32_Picture_0.jpeg)

# **Acting as Calling Station**

After sending the awake signal, the awaking U-transceiver waits for the acknowledge. After 12 ms, the awake signal is repeated, if no acknowledge has been recognized.

If an acknowledge signal has been recognized, the U-transceiver waits for its possible repetition (in case of previous coincidence of two awake signals). If no repetition was detected, the U-transceiver starts transmitting U2 with a delay of 7 ms.

If such a repetition is detected, the U-transceiver interprets it as an awake signal and behaves like a device awoken by the far end.

# **Acknowledging a Wake-Up Call**

If a deactivated device detects an awake signal on U, an acknowledge signal is sent out. After that, the U-transceiver waits for a possible repetition of the awake signal (in case the acknowledge hasn't been recognized).

If no repetition is found, the awoken U-transceiver starts sending U2 after 7 ms from detecting the awake signal. If a repeated awake signal is found, the procedure in the awoken U-transceiver starts again.

![](_page_33_Picture_1.jpeg)

![](_page_33_Figure_3.jpeg)

# **2.3.7.3 NT State Machine (IEC-T / NTC-T Compatible)**

# **Figure 8 NT State Machine (IEC-T/NTC-T Compatible)**

*Note: The test modes 'Data Through' (DT), 'Send Single Pulses' (SSP) and 'Quiet Mode' (QM) can be generated via pins TM0-2 according to Table 5.*

![](_page_34_Picture_0.jpeg)

•

# **Functional Description**

![](_page_34_Picture_180.jpeg)

# **Table 11 Differences to the former NT-SM of the IEC-T/NTC-T**

# **2.3.7.4 Inputs to the U-Transceiver**

# **C/I-Commands**

- AI Activation Indication The downstream device issues this indication to announce that layer 1 is available. The U-transceiver in turn informs the LT side by transmitting U3. AR Activation Request
	- The U-transceiver is requested to start the activation process (if not already done) by sending the wake-up signal U1W.
- DI Deactivation Indication This indication is used during a deactivation procedure to inform the Utransceiver that it may enter the 'Deactivated' (power-down) state.
- DT Data Through Test Mode This unconditional command is used for test purposes only and forces the Utransceiver into state 'Transparent'.

![](_page_35_Picture_1.jpeg)

- LTD LT Disable This unconditional command forces the U-transceiver to state 'Test', where it transmits U0. No further action is initiated.
- RES Reset Unconditional command which resets the U-transceiver. SSP Send Single Pulses
	- Unconditional command which requests the transmission of single pulses on the U-interface.
- TIM Timing The U-transceiver is requested to enter state 'IOM Awaked'.

# **U-Interface Events**

- U0 U0 detected U0 is recognized after 120 symbols (1ms) with zero level in a row. Detection may last up to 2 ms.
- U2 U2 detected The U-transceiver detects U2 if continuous binary 0's are found after descrambling and LOF = 0 for at least 8 subsequent U-frames. U2 is detected after 8 to 9 ms.
- U4H U4H detected U4H is recognized, if the U-transceiver detects 16 subsequent binary 1's after descrambling.
- AWR Awake signal (U2W) detected
- AWT Awake signal (U1W) has been sent out
- LOF Loss of Framing on U-interface
- TxE Timer ended, the started timer has expired

# **Timers**

•

The start of timers is indicated by TxS, the expiry by TxE. The following table shows which timers are used.

![](_page_35_Picture_147.jpeg)

# **Table 12 Timers**




## **Table 12 Timers** (cont'd)

## **2.3.7.5 Outputs of the U-Transceiver**

Below the signals and indications are summarized that are issued on IOM®-2 (C/I indications) and on the U-interface (predefined U-signals).

#### **C/I Indications**

- AI Activation Indication The U-transceiver has established transparency of transmission. The downstream device is requested to establish layer-1 functionality. AIL Activation Indication Loop-back The U-transceiver has established transparency of transmission. The downstream device is requested to establish a loopback #2. AR Activation Request The downstream device is requested to start the activation procedure.
- ARL Activation Request Loop-back The U-transceiver has detected a loop-back 2 command in the M-channel and has established transparency of transmission in the direction IOM<sup>®</sup> to Uinterface. The downstream device is requested to start the activation procedure and to establish a loopback #2.
- DC Deactivation Confirmation Idle code on the IOM®-2 interface.
- DR Deactivation Request The U-transceiver has detected a deactivation request command from the LTside for a complete deactivation. The downstream device is requested to start the deactivation procedure.
- RSY Resynchronizing Indication RSY informs the downstream device that the U-transceiver is not synchronous.



## **Signals on U-Interface**

The signals U0, U1W, U1A, U1, U3, U5 and SP are transmitted on the U-interface.They are defined in **Table 17**.

## **Signals on IOM®-2**

The Data (B+B+D) is set to all '1's in all states besides the states listed in **Table 13**.

## **Table 13 Active States**

SBC Sychronizing

Wait for INFO U4H

**Transparent** 

•

•

•

#### **Dependence of Outputs**

The M-symbol output in states with valid M-symbol output its value is set according to **Table 14**

#### **Table 14 M Symbol Output**



### **Table 15 Signal Output on Uk0 in State Test**



### **Table 16 C/I-Code Output**



## **2.3.7.6 NT-States**

In this section each state is described with its function.



#### **Acknowledge Sent / Receive**

After having sent the awake signal, the U-transceiver has received the acknowledge wake tone. If being awoken the U-transceiver has sent the acknowledge. In both cases the U-transceiver waits for possible repetition or time-out.

#### **Awake Signal Sent**

The NT has sent out the awake signal U1W and waits now for a response. If the LT does not react in time timer T6 expires and the NT repeats its wake-up call.

#### **Deactivated**

Only in "Deactivated" state the device may enter the power-down mode.

#### **Deactivating**

State Deactivating assures that the C/I-channel code DC is issued four times before entering the 'Deactivated' state.

### **IOM® Awaked**

The U-transceiver is deactivated, but may not enter the power-down mode.

### **Loss of Framing**

This state is entered on loss of framing (LOF). No signal is transmitted on the U-interface. A receiver-reset is performed by.

Note that there is no return to the 'Transparent' state that has been possible before in the former IEC-T based state machine.

#### **Pending Deactivation**

The U-transceiver has received U0. The U-transceiver remains at least 0.5ms in this state before it accepts DI.

#### **SBC Synchronizing**

The NT is now synchronized and indicates this by AR/ARL towards the downstream device. The NT waits for the acknowledge 'AI' from the downstream device.

#### **Sending Awake-Ack.**

On the receipt of the awake signal U2W the U-transceiver responds with the transmission of U1W.

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor



## **Start Awaking Uk0**

On the receipt of AR in the C/I-channel the U-transceiver sends the awake signal U1W to start an activation.

## **Synchronizing**

After the successful awake procedure the U-transceiver trains its receiver coefficients until it is able to detect the signals U2.

### **Reset**

In state 'Reset' a software-reset is performed.

### **Test**

State "Test" is entered when the unconditional commands TM2-0='SSP' is applied. The test signal SSP is issued as long as pin SSP is active or C/I=SSP is applied.

#### **Transparent**

The transmission line is fully activated. User data is transparently exchanged by U4/U5. Transparent state is entered in the case of a loopback 2. The downstream device is informed by C/I code AI that the transparent state has been reached

Note that in contrast to the former IEC-T state machine there is no resynchronization mechanism. Once loss of framing (LOF) has been detected a deactivation is initiated.

### **Wait for Info U4H**

The NT is synchronized and waits now for the permission (U4H) to go to the 'Transparent' state.



## **2.4 S-Transceiver**

The S-Transceiver offers the NT state machine described in the User's Manual V3.4 [8]. The S-transceiver basic configurations are performed via pin strapping.

## **2.4.1 Line Coding, Frame Structure**

## **Line Coding**

The following figure illustrates the line code. A binary ONE is represented by no line signal. Binary ZEROs are coded with alternating positive and negative pulses with two exceptions:

For the required frame structure a code violation is indicated by two consecutive pulses of the same polarity. These two pulses can be adjacent or separated by binary ONEs. In bus configurations a binary ZERO always overwrites a binary ONE.



**Figure 9 S/T -Interface Line Code**

### **Frame Structure**

Each S/T frame consists of 48 bits at a nominal bit rate of 192 kbit/s. For user data (B1+B2+D) the frame structure applies to a data rate of 144 kbit/s (see **Figure 9**). In the direction TE  $\rightarrow$  NT the frame is transmitted with a two bit offset. For details on the framing rules please refer to ITU I.430 section 6.3. The following figure illustrates the standard frame structure for both directions (NT  $\rightarrow$  TE and TE  $\rightarrow$  NT) with all framing and maintenance bits.





**Figure 10 Frame Structure at Reference Points S and T (ITU I.430)**



*Note: The ITU I.430 standard specifies S1 - S5 for optional use.*

## **2.4.2 S/Q Channels, Multiframing**

The S/Q channels are not supported.

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor



## **2.4.3** Data Transfer between IOM<sup>®</sup>-2 and S<sub>0</sub>

In the state G3 (Activated) the B1, B2 and D bits are transferred transparently from the S/T to the IOM $^{\circledR}$ -2 interface and vice versa. In all other states '1's are transmitted to the  $IOM^{\circledR}$ -2 interface.

## **2.4.4 Loopback 2**

C/I commands ARL and AIL close the analog loop as close to the S-interface as possible. ETSI refers to this loop under 'loopback 2'. ETSI requires, that B1, B2 and D channels have the same propagation delay when being looped back.

The D-channel Echo bit is set to bin. 0 during an analog loopback (i.e. loopback 2). The loop is transparent.

*Note: After C/I-code AIL has been recognized by the S-transceiver, zeros are looped back in the B and D-channels (DU) for four frames.*

## **2.4.5 State Machine**

The state diagram notation is given in **Figure 11**.

The information contained in the state diagrams are:

- state name
- Signal received from the line interface (INFO)
- Signal transmitted to the line interface (INFO)
- C/I code received (commands)
- C/I code transmitted (indications)
- transition criteria

The transition criteria are grouped into:

- C/I commands
- Signals received from the line interface (INFOs)
- Reset





**Figure 11 State Diagram Notation**

As can be seen from the transition criteria, combinations of multiple conditions are possible as well. A "∗" stands for a logical AND combination. And a "+" indicates a logical OR combination.

## **Test Signals**

• 2 kHz Single Pulses (TM1)

One pulse with a width of one bit period per frame with alternating polarity.

• 96 kHz Continuous Pulses (TM2)

Continuous pulses with a pulse width of one bit period.

*Note: The test signals TM1 and TM2 can be generated via pins TM0-2 according to Table 5.*

## **Reset States**

After an active signal on the reset pin  $\overline{RST}$  the S-transceiver state machine is in the reset state.

## **C/I Codes in Reset State**

In the reset state the C/I code 0000 (TIM) is issued. This state is entered after a hardware reset (RST).

## **C/I Codes in Deactivated State**

If the S-transceiver is in state 'Deactivated' and receives  $\overline{10}$ , the C/I code 0000 (TIM) is issued until expiration of the 8 ms timer. Otherwise, the C/I code 1111 (DI) is issued.

## **Receive Infos on S/T**

I0 INFO 0 detected



- $\overline{10}$  Level detected (signal different to  $\overline{10}$ )
- I3 INFO 3 detected
- I3 Any INFO other than INFO 3

## **Transmit Infos on S/T**

- I0 INFO 0
- I2 INFO 2
- I4 INFO 4
- It Send Single Pulses (TM1). Send Continuous Pulses (TM2).



## **PEF 80902**

#### **Functional Description**

## **2.4.5.1 State Machine NT Mode**



**Figure 12 State Machine NT Mode**

*Note: By setting the Test Mode pins TM0-2 to '010' / '011': Continuous Pulses / Single Pulses, the S-transceiver starts sending the corresponding test signal, but no state transition is invoked.*

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor



## **G1 Deactivated**

The S-transceiver is not transmitting. There is no signal detected on the S/T-interface, and no activation command is received in the C/I channel. Activation is possible from the S/T interface and from the  $IOM^{\circledR}$ -2 interface.

## **G1 I0 Detected**

An INFO 0 is detected on the S/T-interface, translated to an "Activation Request" indication in the C/I channel. The S-transceiver is waiting for an AR command, which normally indicates that the transmission line upstream is synchronized.

## **G2 Pending Activation**

As a result of the ARD command, an INFO 2 is sent on the S/T-interface. INFO 3 is not yet received. In case of ARL command, loop 2 is closed.

## **G2 wait for AID**

INFO 3 was received, INFO 2 continues to be transmitted while the S-transceiver waits for a "switch-through" command AID from the device upstream.

### **G3 Activated**

INFO 4 is sent on the S/T-interface as a result of the "switch through" command AID: the B and D-channels are transparent. On the command AIL, loop 2 is closed.

### **G2 Lost Framing S/T**

This state is reached when the transceiver has lost synchronism in the state G3 activated.

### **G3 Lost Framing U**

On receiving an RSY command which usually indicates that synchronization has been lost on the transmission line, the S-transceiver transmits INFO 2.

### **G4 Pending Deactivation**

This state is triggered by a deactivation request DR, and is an unstable state. Indication DI (state "G4 wait for DR") is issued by the transceiver when:

either INFO0 is received for a duration of 16 ms

or an internal timer of 32 ms expires.



## **G4 wait for DR**

Final state after a deactivation request. The S-transceiver remains in this state until DC is issued.

### **Unconditional States**

## **Test Mode TM1**

Send Single Pulses

### **Test Mode TM2**

Send Continuous Pulses

#### **C/I Commands**









•



# **3 Operational Description**

## **3.1 Layer 1 Activation/Deactivation**

## **3.1.1 Generation of 4B3T Signal Elements**

For control and monitoring purposes of the activation/deactivation progress the following signal elements are defined by TS 102 080 and FTZ 1 TR 220.

## **Table 17 4B3T Signal Elements**







## **Table 18 Generation of the 4B3T Signal Elements**



#### Data Sheet 2001-11-12





## **Table 18 Generation of the 4B3T Signal Elements** (cont'd)

## **Table 19 S/T-Interface Signals**









**Figure 13 Activation Initiated by Exchange**

*Note: The LT starts issuing signal U2 before the NT starts issuing U1A. This chronological order is not displayed for clarification.*



## **3.1.3 Complete Activation Initiated by TE**



**Figure 14 Activation Initiated by TE**

*Note: The LT starts issuing signal U2 before the NT starts issuing U1A. This chronological order is not displayed for clarification.*



## **3.1.4 Deactivation**



**Figure 15 Deactivation (always Initiated by LT)**





## **3.1.5 Activation Procedures with Loopback #2**

**Figure 16 Activation of Loopback #2**

*Note: Closing/resolving loop 2 may provoke the S-transceiver to resynchronize. In this case, the following C/I-codes are exchanged immediately on reception of AIL/AI, respectively: DU: 'RSY', DU: 'AI', DD: 'AIL'/'AI'.*



## **3.2 Layer 1 Loopbacks**

Test loopbacks are specified by the national PTTs in order to facilitate the location of defect systems. Four different loopbacks are defined. The position of each loopback is illustrated in **Figure 17**.



## **Figure 17 Test Loopbacks**

Loopbacks #1, #1A and #2 are controlled by the exchange. Loopback #3 is controlled locally on the remote side. All four loopback types are transparent. This means all bits that are looped back will also be passed onwards in the normal manner. Only the data looped back internally is processed; signals on the receive pins are ignored. The propagation delay of actually looped B and D channels data must be identical in all loopbacks.

## **3.2.1 Loopback No.2**

The following loopback type belongs to the loopback-#2 category:

• complete loopback (B1,B2,D), in a downstream device

Normally loopback #2 is controlled by the exchange. The maintenance channel is used for this purpose.

## **3.2.1.1 Complete Loopback**

When receiving the request for a complete loopback, the U transceiver passes it on to the S-bus transceiver. This is achieved by issuing the C/I-code AIL in the "Transparent" state or  $C/I = ARL$  in states different than "Transparent"



## **3.3 External Circuitry**

## **3.3.1 Power Supply Blocking Recommendation**

The following blocking circuitry is suggested.



**Figure 18 Power Supply Blocking**

## **3.3.2 U-Transceiver**

The T-SMINTO is connected to the twisted pair via a transformer. **Figure 19** shows the recommended external circuitry with external hybrid. The recommended protection circuitry is not displayed.







### **U-Transformer Parameters**

The following table lists parameters of typical U-transformers.

## **Table 20 U-Transformer Parameters**





## **Resistors of the External Hybrid R3, R4 and R<sub>T</sub>**

 $R3 = 1.75 k\Omega$  $R4 = 1.0$  kΩ  $R_T = 25 \Omega$ 

## **Resistors R<sub>COMP</sub> / R<sub>T</sub>**

• Optional use of trafos with non negligible resistance  $R_B$ ,  $R_I$  requires compensation resistors  $R_{\text{COMP}}$  depending on  $R_{\text{B}}$  and  $R_{\text{L}}$ :

$$
n^2 \times (2R_{COMP} + R_B) + R_L = 20\Omega
$$
 (1)

• Compliance with Return Loss Measurements:

$$
n^2 \times (2R_{COMP} + 2R_T + R_{out} + R_B) + R_L = 150\Omega
$$
 (2)

 $R_B$ ,  $R_L$  : see **Table 20** ROUT : see **Table 25**

## **15nF Capacitor**

To achieve optimum performance the 15nF capacitor should be MKT. A Ceramic capacitor is not recommended.

## **Tolerances**

- Rs: 1%
- $C = 15nF: 10-20%$
- L<sub>H</sub> = 7.5mH: 10%

## **3.3.3 S-Transceiver**

In order to comply to the physical requirements of ITU recommendation I.430 and considering the national requirements concerning overvoltage protection and electromagnetic compatibility (EMC), the S-transceiver needs some additional circuitry.



## **S-Transformer Parameters**

The following **Table 21** lists parameters of a typical S-transformer:

## **Table 21 S-Transformer Parameters**



## **Transmitter**

The **transmitter** requires external resistors  $R_{\text{stx}} = 47\Omega$  in order to adjust the output voltage to the pulse mask (nominal 750 mV according to ITU I.430, to be tested with the test mode "TM1") on the one hand and in order to meet the output impedance of minimum 20  $\Omega$  on the other hand (to be tested with the testmode 'Continuous Pulses') on the other hand.

*Note: The resistance of the S-transformer must be taken into account when dimensioning the external resistors*  $R_{str}$ . If the transmit path contains additional *components (e.g. a choke), then the resistance of these additional components must be taken into account, too.*



•

## **Operational Description**





### **Receiver**

•

The **receiver** of the S-transceiver is symmetrical. 10 kΩ overall resistance are recommended in each receive path. It is preferable to split the resistance into two resistors for each line. This allows to place a high resistance between the transformer and the diode protection circuit (required to pass 96 kHz input impedance test of ITU I.430 [6] and ETS 300012-1). The remaining resistance (1.8 kΩ) protects the Stransceiver itself from input current peaks.



### **Figure 21 External Circuitry S-Interface Receiver**



## **3.3.4 Oscillator Circuitry**

**Figure 22** illustrates the recommended oscillator circuit.



## **Figure 22 Crystal Oscillator**

### **Table 22 Crystal Parameters**



### **External Components and Parasitics**

The load capacitance  $C_L$  is computed from the external capacitances  $C_{LD}$ , the parasitic capacitances  $C_{Par}$  (pin and PCB capacitances to ground and  $V_{DD}$ ) and the stray capacitance  $C_{1O}$  between XIN and XOUT:

$$
C_{L} = \frac{(C_{LD} + C_{Par}) \times (C_{LD} + C_{Par})}{(C_{LD} + C_{Par}) + (C_{LD} + C_{Par})} + C_{IO}
$$

For a specific crystal the total load capacitance is predefined, so the equation must be solved for the external capacitances  $C_{LD}$ , which is usually the only variable to be determined by the circuit designer. Typical values for the capacitances  $C_{LD}$  connected to the crystal are 22 - 33 pF.

## **3.3.5 General**

– low power LEDs

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor



# **4 Electrical Characteristics**

## **4.1 Absolute Maximum Ratings**



ESD integrity (according EIA/JESD22-A114B (HBM)): 2 kV

*Note: Stress above those listed here may cause permanent damage to the device. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.*

## **Line Overload Protection**

The T-SMINT<sup>®</sup>O is compliant to ESD tests according to ANSI / EOS / ESD-S 5.1-1993 (CDM), EIA/JESD22-A114B (HBM) and to Latch-up tests according to JEDEC EIA / JESD78. From these tests the following max. input currents are derived (**Table 23**):



## **Table 23 Maximum Input Currents**

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor

•



•

## **Electrical Characteristics**

## **4.2 DC Characteristics**



 $V_{DD}/V_{DDA} = 3.3 V +/- 5\%$ ;  $V_{SS}/V_{SSA} = 0 V$ ;  $T_A = -40$  to 85 °C

### **Table 24 S-Transceiver Characteristics**





- <sup>1)</sup> Requirement ITU-T I.430, chapter 8.5.1.1a): 'At all times except when transmitting a binary zero, the output impedance , in the frequency range of 2kHz to 1 MHz, shall exceed the impedance indicated by the template in Figure 11. The requirement is applicable with an applied sinusoidal voltage of 100 mV (r.m.s value)'
- <sup>2)</sup> Requirement ITU-T I.430, chapter 8.5.1.1b): 'When transmitting a binary zero, the output impedance shall be  $>$  20 Ω.': Must be met by external circuitry.
- <sup>3)</sup> Requirement ITU-T I.430, chapter 8.5.1.1b), Note: 'The output impedance limit shall apply for a nominal load impedance (resistive) of 50  $\Omega$ . The output impedance for each nominal load shall be defined by determining the peak pulse amplitude for loads equal to the nominal value +/- 10%. The peak amplitude shall be defined as the the amplitude at the midpoint of a pulse. The limitation applies for pulses of both polarities.'

## **Table 25 U-Transceiver Characteristics**





### **Transmit Path**



 $1)$  Test conditions: 1.4 Vpp differential sine wave as input on AIN/BIN with long range (low, critical range).

<sup>2)</sup> Versions PEF 8x913 with enhanced performance of the U-interface are tested with tightened limit values

 $3)$  The percentage of the "1 "-values in the PDM-signal.

 $4)$  Interpretation and test conditions: The sum of noise and total harmonic distortion, weighted with a low pass filter 0 to 80 kHz, is at least 70 dB below the signal for an evenly distributed but otherwise random sequence of +3, +1, -1, -3.

 $5)$  The signal amplitude measured over a period of 1 min. varies less than 1%.



•

•

#### **Electrical Characteristics**

## **4.3 Capacitances**

 $TA = 25 °C$ ,  $3.3 V ± 5 %$  *VSSA* = 0 V,  $VSSD = 0 V$ ,  $fc = 1 MHz$ , unmeasured pins grounded.

### **Table 26 Pin Capacitances**



## **4.4 Power Consumption**

## **Power Consumption**

VDD=3.3 V, VSS=0 V, Inputs at VSS/VDD, no LED connected, 50% bin. zeros, no output loads except SX1,2 (50  $\Omega^{1}$ )



1) 50  $\Omega$  (2 x TR) on the S-bus.

## **4.5 Supply Voltages**

 $VDD_D = + Vdd \pm 5%$  $VDD_A = + Vdd \pm 5%$ 

The maximum sinusoidal ripple on VDD is specified in the following figure:





**Figure 23 Maximum Sinusoidal Ripple on Supply Voltage** 

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor



## **4.6 AC Characteristics**

*T*A = -40 to 85 °C, *V*DD = 3.3 V  $\pm$  5%

Inputs are driven to 2.4 V for a logical "1" and to 0.4 V for a logical "0". Timing measurements are made at 2.0 V for a logical "1" and 0.8 V for a logical "0". The AC testing input/output waveforms are shown in **Figure 24.**



**Figure 24 Input/Output Waveform for AC Tests** 





## **4.6.1 IOM-2 Interface**



# **Figure 25 IOM®-2 Interface - Bit Synchronization Timing**



## **Figure 26 IOM-2 Interface - Frame Synchronization Timing**

*Note: At the start and end of a reset period, a frame jump may occur. This results in a DCL and FSC high time of min. 130 ns after this specific event.*

•







## **4.6.2 Reset**

## **Table 27 Reset Input Signal Characteristics**





**Figure 27 Reset Input Signal**


#### **Electrical Characteristics**



### **4.6.3 Undervoltage Detection Characteristics**

### **Figure 28 Undervoltage Control Timing**

### **Table 28 Parameters of the UVD/POR Circuit**

<b>Parameter</b>	<b>Symbol</b>	<b>Limit Values</b>			<b>Unit</b>	<b>Test Condition</b>
		min.	typ.	max.		
Detection Threshold <sup>1)</sup>	$V_{\text{DET}}$	2.7	2.8	2.92	V	$V_{DD} = 3.3 V \pm 5 \%$
<b>Hysteresis</b>	V <sub>Hys</sub>	30		90	mV	
Max. rising/falling $V_{DD}$ edge for activation/ deactivation of UVD	$dV_{DD}/dt$			0.1	$V/\mu s$	
Max. rising $V_{DD}$ for power-on <sup>2)</sup>				0.1	V/ ms	
Min. operating voltage	V <sub>DDmin</sub>	1.5			V	

 $V_{DD}$ = 3.3 V ± 5 %;  $V_{SS}$ = 0 V; T<sub>A</sub> = -40 to 85 °C



#### **Electrical Characteristics**

#### $V_{DD}$ = 3.3 V ± 5 %;  $V_{SS}$ = 0 V; T<sub>A</sub> = -40 to 85 °C



<sup>1)</sup> The Detection Threshold V<sub>DET</sub> is far below the specified supply voltage range of analog and digital parts of the T-SMINT<sup>®</sup>. Therefore, the board designer must take into account that a range of voltages is existing, where neither performance and functionality of the T-SMINT<sup>®</sup> are guaranteed, nor a reset is generated.

<sup>2)</sup> If the integrated Power-On Reset of the T-SMINTO is selected ( $\overline{VDDDET}$  = '0') and the supply voltage V<sub>DD</sub> is ramped up from 0V to 3.3V +/- 5%, then the T-SMINTO is kept in reset during V<sub>DDmin</sub> < V<sub>DD</sub> < V<sub>DET</sub> + V<sub>Hys</sub>.  $V_{DD}$  must be ramped up so slowly that the T-SMINTO leaves the reset state after the oscillator circuit has already finished start-up. The start-up time of the oscillator circuit is typically in the range between 3ms and 12ms.

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor



**Package Outlines**

# **5 Package Outlines**





## **6 Appendix: Differences between Q- and T-SMINTO**

The Q- and  $T$ -SMINT<sup>®</sup>O have been designed to be as compatible as possible. However, some differences between them are unavoidable due to the different line codes 2B1Q and 4B3T used for data transmission on the  $U_{k0}$  line.

Especially the pin compatibility between  $Q$ - and  $T$ -SMINT<sup>®</sup>O allows for one single PCB design for both series with only some mounting differences.

The following chapter summarizes the main differences between the Q- and T- $S$ MINT<sup>®</sup>O.

#### **6.1 Pinning**

•

## **6.1.1 Pin Definitions and Functions**



#### **Table 29 Pin Definitions and Functions**

### **6.1.2 LED Pin ACT**

The 4 LED states (off, fast flashing, slow flashing, on), which can be displayed with pin ACT, are slightly different for Q- and T-SMINT<sup>®</sup>O (see Table 30).

#### **Table 30 ACT States**





### **Table 30 ACT States** (cont'd)



*Note: \* denotes the duty cycle 'high' : 'low'.*

#### **6.2 U-Transceiver**

•

### **6.2.1 U-Interface Conformity**

#### **Table 31 Related Documents to the U-Interface**



### **6.2.2 U-Transceiver State Machines**







•

#### Appendix: Differences between Q- and T-SMINT, O



Figure 30 IEC-T/NTC-T Compatible State Machine T-SMINT<sup>®</sup>O: 4B3T



### **6.2.3 Command/Indication Codes**

**Table 32 C/I Codes**





### **6.3 External Circuitry**

The external circuitry of the Q- and T-SMINT<sup>®</sup>O is equivalent; however, some external components of the U-transceiver hybrid must be dimensioned different for 2B1Q and 4B3T. All information on the external circuitry is preliminary and may be changed in future documents.



### **Figure 31 External Circuitry Q- and T-SMINTO**

*Note: the necessary protection circuitry is not displayed in Figure 31.* 



### **Table 33 Dimensions of External Components**

Downloaded from [Elcodis.com](http://elcodis.com/parts/6137299/pef80902.html) electronic components distributor



#### **Index**

# **7 Index**

# **A**

Absolute Maximum Ratings 56

# **B**

Block Diagram 6

# **C**

C/I Codes U-Transceiver 22

# **D**

DC Characteristics 57 Differences between Q- and T-SMINT 68

# **E**

External Circuitry S-Transceiver 52 U-Transceiver 50

# **F**

Features 3

## **I**

IOM®-2 Interface AC Characteristics 62 Frame Structure 14 Functional Description 14

# **L**

Layer 1 Activation / Deactivation 42 Loopbacks 49 LED Pins 9 Line Overload Protection 56

### **M**

Maintenance Channel 19

### **O**

Oscillator Circuitry 55

### **P**

Package Outlines 67 Pin Configuration 5 Pin Definitions and Functions 7 Power Consumption 59 Power Supply Blocking 50 Power-On Reset 13, 65

## **R**

Reset Generation 13 Input Signal Characteristics 64 Power-On Reset 13, 65 Under Voltage Detection 13, 65

## **S**

S/Q Channels 34 Scrambler / Descrambler 21 S-Transceiver Functional Description 33 State Machine, NT 38 Supply Voltages 59 System Integration 11

## **T**

Test Modes 10

## **U**

U-Interface Hybrid 50 Under Voltage Detection 13, 65 U-Transceiver 4B3T Frame Structure 15 Functional Description 15 State Machine NT 23

Infineon goes for Business Excellence

"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results. Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher

http://www.infineon.com

Published by Infineon Technologies AG