

Data Sheet June 1998 File Number 4503

## Unbalanced PBX/Key System SLIC, Subscriber Line Interface Circuit

The Intersil HC5503C is a low cost Subscriber Line Interface Circuit (SLIC), that replaces the components of an unbalanced discrete Analog circuit design. The monolithic integrated design provides improved performance and system reliability.

The SLIC provides: current limited DC feed to the subscriber loop, maintains a flat frequency response over the voice band and beyond, has self resetting thermal protection that allows conversation to continue while the fault is present, provides a TTL subscriber off-hook indication even in the presence of longitudinal currents, provides unbalanced 2-wire transmission while maintaining an excellent longitudinal balance and limits system power consumption on short loops.

The HC5503C provides on-hook transmission and longitudinal current rejection in both the on-hook or off-hook conditions. The SLIC needs only one +5V supply in addition to the main battery supply (-24V to -58V) for loop current.

Available in 22PDIP and 24SO packaging. The HC5503C is ideally suited as a replacement for discrete line circuits in low cost analog PABX's, Small Office/Home Office products or Small Key Systems.

### Features

- · Monolithic Integrated Device
- Single +5V Supply
- Controlled Supply of Battery Feed Current for Short Loops (30mA)
- · Allows Interfacing With All Ringing Systems
- · Switch Hook Detection
- · Low Power Consumption During Standby


## Applications

- PBX Switches (Analog, Digital or ISDN)
- Key Telephone Systems (KTS)
- ISDN PC Plug in Modems
- ISDN Small Office/Home Office (SOHO) Terminal Adapters (TA)
- CTI (Computer Telephony Integration) Products

# **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HC5503CCP	0 to 75	22 Ld PDIP	E22.4
HC5503CCB	0 to 75	24 Ld SOIC	M24.3

# **Block Diagram**



### HC5503C

### Absolute Maximum Ratings (Note 1)

Maximum Continuous Supply Voltages	
(V <sub>BAT</sub> )	60 to $0.5V$
(V <sub>CC</sub> )	0.5 to $7V$
(V <sub>CC</sub> - V <sub>RAT</sub> )	75V

### **Operating Conditions**

Temperature Range	
HC5503C-50 <sup>c</sup>	C to 75°C
Positive Supply Voltage (V <sub>CC</sub> ) 4.75	V to 5.25V
Negative Supply Voltage (V <sub>BAT</sub> )	4V to -58V
High Level Logic Input Voltage	2.4V
Low Level Logic Input Voltage	0.6V

### **Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$ (°C/W)
PDIP Package	53
SOIC Package	
Maximum Junction Temperature Plastic	150 <sup>o</sup> C
Maximum Storage Temperature Range65	<sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

### **Die Characteristics**

Transistor Count	185
Diode Count	36
Die Dimensions	. 137 x 102
Substrate Potential	Connected
Process	. Bipolar-DI

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTES:

- 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

 $\textbf{Electrical Specifications} \qquad \text{Unless Otherwise Specified, V}_{BAT} = -48 \text{V, V}_{CC} = 5 \text{V, AG} = BG = DG = 0 \text{V, Typical Parameters}$ T<sub>A</sub> = 25°C. Min-Max Parameters are Over Operating Temperature Range

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Off-Hook I <sub>B</sub> +	$R_L = 600\Omega, T_A = 25^{\circ}C$	-	-	5.3	mA	
Off-Hook I <sub>B</sub> -	$R_L = 600\Omega$	-	-	39	mA	
Off-Hook Loop Current	$R_L = 1200\Omega$	-	21	-	mA	
Off-Hook Loop Current	$R_L = 1200\Omega$ , $V_{BAT} = -42V$ , $T_A = 25^{\circ}C$	17.5	-	-	mA	
Off-Hook Loop Current	$R_L = 200\Omega$	25.5	30	34.5	mA	
Switch Hook Detection Threshold	SHD = V <sub>OL</sub>	10	-	-	mA	
	SHD = V <sub>OH</sub>	-	-	5	mA	
Dial Pulse Distortion		0	-	5	μs	
Longitudinal Balance 2-Wire Off-Hook	$1V_{RMS}$ 200Hz - 3400Hz, (Note 3) IEEE Method $0^{\circ}\text{C} \leq \text{T}_{A} \leq 75^{\circ}\text{C}$	-	65	-	dB	
2-Wire On-hook		-	63	-	dB	
Tip and Ring to TX, Off-hook		-	58	-	dB	
Insertion Loss 2-Wire to TX, RX to 2-Wire	At 1kHz, 0dBm Input Level, Referenced 600Ω	-	±0.05	±0.2	dB	
Frequency Response	200 - 3400Hz Referenced to Absolute Loss at 1kHz and 0dBm Signal Level (Note 3)	-	±0.02	±0.05	dB	
Idle Channel Noise 2-Wire to TX, RX to 2-Wire	(Note 3)	-	1	5	dBrnC	
		-	-89	-85	dBm0p	
Trans Hybrid Loss RX to TX	Balance Network Set Up for 600Ω Termination at 1kHz	-	40	-	dB	

## HC5503C


### **Electrical Specifications**

Unless Otherwise Specified,  $V_{BAT} = -48V$ ,  $V_{CC} = 5V$ , AG = BG = DG = 0V, Typical Parameters  $T_A = 25^{\circ}C$ . Min-Max Parameters are Over Operating Temperature Range (Continued)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Overload Level, 2-Wire to TX, RX to 2-Wire	V <sub>CC</sub> = +5V, (Note 3)	2.5	-	-	V <sub>PEAK</sub>
Level Linearity 2-Wire to TX, RX to 2-Wire	At 1kHz, (Note 3) Referenced to 0dBm Level +3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	-	-	±0.3	dB
Power Supply Rejection Ratio V <sub>CC</sub> to 2-Wire	(Note 3) $200 - 3400 \text{kHz}, R_L = 600\Omega$	-	40	-	dB
V <sub>CC</sub> to Transmit		-	40	-	dB
V <sub>BAT</sub> to 2-Wire		-	40	-	dB
V <sub>BAT</sub> to Transmit		-	40	-	dB
Logic Input Current ( RS)	0V ≤ V <sub>IN</sub> ≤ 5V	-	-	±100	μΑ
Logic Input ( RS) Logic '0' V <sub>IL</sub>		-	-	0.8	V
Logic '1' V <sub>IH</sub>		2.0	-	5.5	V
Logic Output ( SHD)  Logic '0' VOL	I <sub>LOAD</sub> 800μA, V <sub>CC</sub> = 5V	-	0.1	0.5	V
Logic '1' V <sub>OH</sub>	I <sub>LOAD</sub> 40μA, V <sub>CC</sub> = 5V	2.7	-	5.0	V

### NOTE:

## **Pinouts**



<sup>3.</sup> These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterized upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance.

# HC5503C

# Pin Descriptions

PDIP	SOIC	SYMBOL	DESCRIPTION
1	1	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a $150\Omega$ feed resistor. Functions with the Ring terminal to receive voice signals from the telephone and for loop monitoring purposes.
2	2	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a $150\Omega$ feed resistor. Functions with the Tip terminal to receive voice signals from the telephone and for loop monitoring purposes.
3	3	Vcc	Positive Voltage Source - Most positive supply. V <sub>CC</sub> is typically 5V.
	4	N/C	No connect. For proper operation this pin should be left floating.
4	5	C <sub>1</sub>	Capacitor - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the voice band hybrid. Typical value is 0.3μF, 30V.
5	6	DGND	Digital Ground - To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC microcircuit.
6	7	RS	This pin should be tied to 5V.
7	8	N/C	No connect. For proper operation this pin should be left floating.
8	9	TF	Tip Feed - A low impedance analog output connected to the TIP terminal through a $150\Omega$ feed resistor. Provides voice signals to the telephone set and sink longitudinal current.
9	10	VB(INT)	A low impedance analog output connected to the Ring terminal through a $150\Omega$ feed resistor. This pin provides a loop current path to battery.
10	11	V <sub>BAT</sub>	Negative Voltage Source - Most negative supply. V <sub>BAT</sub> has an operational range of -24V to -58V. Frequently referred to as "battery".
11	12	BGND	Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.
12	13	SHD	Switch Hook Detection - A low active LS TTL - compatible logic output. This output is enabled for loop currents exceeding 10mA and disabled for loop currents less than 5mA.
13	14	N/C	No connect. For proper operation this pin should be left floating.
	15	N/C	No connect. For proper operation this pin should be left floating.
14	16	N/C	No connect. For proper operation this pin should be left floating.
15	17	N/C	No connect. For proper operation this pin should be left floating.
16	18	T1	Used during production testing. For proper operation this pin should be connected to pin T2.
17	19	T2	Used during production testing. For proper operation this pin should be connected to pin T1.
18	20	Т3	Used during production testing. For proper operation this pin should be connected to Analog Ground pin AGND.
19	21	RX	Receive Input - A high impedance analog input which is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the Tip feed and Ring feed terminals, which in turn drive tip and ring through $300\Omega$ of feed resistance on each side of the line.
20	22	N/C	No connect. For proper operation this pin should be left floating.
21	23	AGND	Analog Ground - To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals.
22	24	TX	Transmit Output - A low impedance analog output which represents the differential voltage across Tip and Ring. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.

NOTE: All grounds (AGND, BGND, and DGND) must be applied before  $V_{CC}$  or  $V_{BAT}$ . Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

# **Applications Diagram**




FIGURE 1. TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC

### **Typical Component Values**

 $C_1 = 0.3 \mu F, 30 V, \pm 20 \%$  $C_2 = 0.01 \mu F, 100 V, \pm 20 \%$   $R_{B1} = R_{B2} = R_{B3} = R_{B4} = 150\Omega$   $C_3 = 0.01 \mu F, 20V, \pm 20\%$  $C_4 = 0.5 \mu F, 20V, \pm 20\%$ 

 $C5 = 0.5\mu F$ , 20V,  $\pm 20\%$ 

PTC used as ring generator ballast.

### NOTES:

- 4. Secondary protection diode bridge recommended is a 2A, 200V type.
- 5. All grounds (AG, BG, and DG) must be applied before V<sub>CC</sub> or V<sub>BAT</sub>. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.
- 6. Application shows Ring Injected Ringing.




FIGURE 2. TYPICAL ANALOG KEY SYSTEM CONNECTION

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

intersil