

DATA SHEET

74AHC259; 74AHCT259
8-bit addressable latch

Product specification
File under Integrated Circuits, IC06

2000 Mar 14

Philips
Semiconductors



PHILIPS

8-bit addressable latch**74AHC259;
74AHCT259****FEATURES**

- ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
CDM EIA/JESD22-C101 exceeds 1000 V
- Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Combines demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common reset input
- Useful as a 3-to-8 active HIGH decoder
- Inputs accept voltages higher than V_{CC}
- For AHC only: operates with CMOS input levels
- For AHCT only: operates with TTL input levels
- Specified from -40 to $+85$ °C and from -40 to $+125$ °C.

DESCRIPTION

The 74AHC/AHCT259 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A.

The 74AHC/AHCT259 are high-speed 8-bit addressable latches designed for general purpose storage applications in digital systems. The '259' are multifunctional devices capable of storing single-line data in eight addressable latches, and also 3-to-8 decoder and demultiplexer, with active HIGH outputs (Q0 to Q7), functions are available.

The '259' also incorporates an active LOW common reset (\overline{MR}) for resetting all latches as well as an active LOW enable input (\overline{LE}).

The '259' has four modes of operation as shown in the mode select table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs.

In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the state of the (D) input with all other outputs in the LOW state. In the reset mode all outputs are LOW and unaffected by the address (A0 to A2) and data (D) input. When operating the '259' as an address latch, changing more than one bit of the address could impose a transient-wrong address. Therefore, this should only be done while in the memory mode.

The mode select table summarizes the operations of the '259'.

8-bit addressable latch

74AHC259;
74AHCT259**QUICK REFERENCE DATA**GND = 0 V; T_{amb} = 25 °C; t_r = t_f ≤ 3.0 ns.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			AHC	AHCT	
t _{PHL} /t _{PLH}	propagation delay D to Qn	C _L = 15 pF; V _{CC} = 5 V	4.1	4.1	ns
	An to Qn		5.3	5.5	ns
	LE to Qn		4.3	4.3	ns
	MR to Qn		3.9	3.9	ns
C _I	input capacitance	V _I = V _{CC} or GND	3.0	3.0	pF
C _O	output capacitance		4.0	4.0	pF
C _{PD}	power dissipation capacitance	C _L = 50 pF; f = 1 MHz; notes 1 and 2	13	17	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts.

2. The condition is V_I = GND to V_{CC}.

8-bit addressable latch

74AHC259;
74AHCT259

FUNCTION TABLE

See note 1.

OPERATING MODE	INPUTS						OUTPUTS							
	MR	LE	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
reset	L	H	X	X	X	X	L	L	L	L	L	L	L	L
demultiplexer (active HIGH 8-channel) decoder (when D = H)	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
			d	H	L	L	L	Q = d	L	L	L	L	L	L
			d	L	H	L	L	L	Q = d	L	L	L	L	L
			d	H	H	L	L	L	L	Q = d	L	L	L	L
			d	L	L	H	L	L	L	L	Q = d	L	L	L
			d	H	L	H	L	L	L	L	L	Q = d	L	L
			d	L	H	H	L	L	L	L	L	L	Q = d	L
			d	H	H	H	L	L	L	L	L	L	L	Q = d
memory (do nothing)	H	H	X	X	X	X	q ₀	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
addressable latch	H	L	d	L	L	L	Q = d	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
			d	H	L	L	q ₀	Q = d	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
			d	L	H	L	q ₀	q ₁	Q = d	q ₃	q ₄	q ₅	q ₆	q ₇
			d	H	H	L	q ₀	q ₁	q ₂	Q = d	q ₄	q ₅	q ₆	q ₇
			d	L	L	H	q ₀	q ₁	q ₂	q ₃	Q = d	q ₅	q ₆	q ₇
			d	H	L	H	q ₀	q ₁	q ₂	q ₃	q ₄	Q = d	q ₆	q ₇
			d	L	H	H	q ₀	q ₁	q ₂	q ₃	q ₄	q ₅	Q = d	q ₇
			H	H	H	H	q ₀	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	Q = d

Note

1. H = HIGH voltage level;
L = LOW voltage level;
X = don't care;
d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH LE transition;
q = lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES				
	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE
74AHC259D	–40 to +125 °C	16	SO	plastic	SOT109-1
74AHC259PW		16	TSSOP	plastic	SOT403-1
74AHCT259D		16	SO	plastic	SOT109-1
74AHCT259PW		16	TSSOP	plastic	SOT403-1

8-bit addressable latch

74AHC259;
74AHCT259**PINNING**

PIN	SYMBOL	DESCRIPTION
1, 2 and 3	A0, A1 and A2	address input
4, 5, 6, 7, 9, 10, 11 and 12	Q0 to Q7	latch outputs
8	GND	ground (0 V)
13	D	data input
14	LE	latch enable input (active LOW)
15	MR	conditional reset input (active LOW)
16	V _{CC}	DC supply voltage




Fig.1 Pin configuration.




Fig.2 Logic symbol.

8-bit addressable latch


74AHC259;
74AHCT259

Fig.3 IEC logic symbol.




Fig.4 Functional diagram.

OPERATING MODE SELECT TABLE

LE	MR	MODE
L	H	addressable latch
H	H	memory
L	L	active HIGH 8-channel demultiplexer
H	L	reset

Note

1. H = HIGH voltage level;
L = LOW voltage level.

8-bit addressable latch

74AHC259;
74AHCT259

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	74AHC			74AHCT			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
V_{CC}	DC supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
V_I	input voltage		0	–	5.5	0	–	5.5	V
V_O	output voltage		0	–	V_{CC}	0	–	V_{CC}	V
T_{amb}	operating ambient temperature	see DC and AC characteristics per device	–40	+25	+85	–40	+25	+85	°C
			–40	+25	+125	–40	+25	+125	°C
t_r, t_f	input rise and fall ratios ($\Delta t/\Delta f$)	$V_{CC} = 3.3 \pm 0.3$ V	–	–	100	–	–	–	ns/V
		$V_{CC} = 5 \pm 0.5$ V	–	–	20	–	–	20	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{CC}	DC supply voltage		–0.5	+7.0	V
V_I	input voltage		–0.5	+7.0	V
I_{IK}	DC input diode current	$V_I < –0.5$ V; note 1	–	–20	mA
I_{OK}	DC output clamping diode current	$V_O < –0.5$ V or $V_O > V_{CC} + 0.5$ V; note 1	–	±20	mA
I_O	DC output sink current	$–0.5$ V < $V_O < V_{CC} + 0.5$ V	–	±25	mA
I_{CC}	DC V_{CC} or GND current		–	±75	mA
T_{stg}	storage temperature		–65	+150	°C
P_D	power dissipation per package	for temperature range: –40 to +125 °C; note 2	–	500	mW

Notes

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. For SO packages: above 70 °C the value of P_D derates linearly with 8 mW/K.
For TSSOP packages: above 60 °C the value of P_D derates linearly with 5.5 mW/K.

8-bit addressable latch

74AHC259;
74AHCT259

DC CHARACTERISTICS

74AHC family

Over recommended operating conditions; voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS		T_{amb} (°C)						UNIT	
		OTHER	V_{cc} (V)	25			−40 to +85		−40 to +125		
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
V_{IH}	HIGH-level input voltage		2.0	1.5	—	—	1.5	—	1.5	—	V
			3.0	2.1	—	—	2.1	—	2.1	—	V
			5.5	3.85	—	—	3.85	—	3.85	—	V
V_{IL}	LOW-level input voltage		2.0	—	—	0.5	—	0.5	—	0.5	V
			3.0	—	—	0.9	—	0.9	—	0.9	V
			5.5	—	—	1.65	—	1.65	—	1.65	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = -50 \mu A$	2.0	1.9	2.0	—	1.9	—	1.9	—	V
			3.0	2.9	3.0	—	2.9	—	2.9	—	V
			4.5	4.4	4.5	—	4.4	—	4.4	—	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = -4.0 mA$	3.0	2.58	—	—	2.48	—	2.40	—	V
			4.5	3.94	—	—	3.8	—	3.70	—	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = 50 \mu A$	2.0	—	0	0.1	—	0.1	—	0.1	V
			3.0	—	0	0.1	—	0.1	—	0.1	V
			4.5	—	0	0.1	—	0.1	—	0.1	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = 4.0 mA$	3.0	—	—	0.36	—	0.44	—	0.55	V
			4.5	—	—	0.36	—	0.44	—	0.55	V
I_I	input leakage current	$V_I = V_{CC}$ or GND	5.5	—	—	0.1	—	1.0	—	2.0	μA
I_{OZ}	3-state output OFF-state current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND	5.5	—	—	±0.25	—	±2.5	—	±10.0	μA
I_{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	—	—	4.0	—	40	—	80	μA
C_I	input capacitance		—	—	3	10	—	10	—	10	pF

8-bit addressable latch

74AHC259;
74AHCT259

74AHCT family

Over recommended operating conditions; voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS		T _{amb} (°C)								UNIT	
		OTHER	V _{CC} (V)	25			−40 to +85		−40 to +125				
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.			
V _{IH}	HIGH-level input voltage		4.5 to 5.5	2.0	—	—	2.0	—	2.0	—	V		
V _{IL}	LOW-level input voltage		4.5 to 5.5	—	—	0.8	—	0.8	—	0.8	V		
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; I _O = −50 µA	4.5	4.4	4.5	—	4.4	—	4.4	—	V		
		V _I = V _{IH} or V _{IL} ; I _O = −8.0 mA	4.5	3.94	—	—	3.8	—	3.70	—	V		
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; I _O = 50 µA	4.5	—	0	0.1	—	0.1	—	0.1	V		
		V _I = V _{IH} or V _{IL} ; I _O = 8.0 mA	4.5	—	—	0.36	—	0.44	—	0.55	V		
I _I	input leakage current	V _I = V _{IH} or V _{IL}	5.5	—	—	0.1	—	1.0	—	2.0	µA		
I _{OZ}	3-state output OFF-state current	V _I = V _{IH} or V _{IL} ; V _O = V _{CC} or GND per input pin; other inputs at V _{CC} or GND; I _O = 0	5.5	—	—	±0.25	—	±2.5	—	±10.0	µA		
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0	5.5	—	—	4.0	—	40	—	80	µA		
ΔI _{CC}	additional quiescent supply current per input pin	V _I = V _{CC} − 2.1 V other inputs at V _{CC} or GND; I _O = 0	4.5 to 5.5	—	—	1.35	—	1.5	—	1.5	mA		
C _I	input capacitance		—	—	3	10	—	10	—	10	pF		

8-bit addressable latch

74AHC259;
74AHCT259

AC CHARACTERISTICS

Type 74AHC259

 $GND = 0 \text{ V}$; $t_r = t_f \leq 3.0 \text{ ns}$.

SYMBOL	PARAMETER	TEST CONDITIONS		C_L	$T_{amb} (\text{ }^{\circ}\text{C})$						UNIT		
		WAVEFORMS	C_L		25			-40 to +85		-40 to +125			
					MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		
$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$; note 1													
t_{PHL}/t_{PLH}	propagation delay D to Qn	see Figs 5 and 11	15 pF	50 pF	-	5.8	11.5	1.0	13.5	1.0	15.0	ns	
	propagation delay An to Qn	see Figs 6 and 11			-	7.5	14.5	1.0	17.0	1.0	18.5	ns	
	propagation delay \bar{LE} to Qn	see Figs 7 and 11			-	6.2	12.0	1.0	14.0	1.0	15.2	ns	
t_{PHL}	propagation delay MR to Qn	see Figs 8 and 11			-	5.4	10.5	1.0	12.5	1.0	13.5	ns	
t_{PHL}/t_{PLH}	propagation delay D to Qn	see Figs 5 and 11	50 pF	50 pF	-	7.3	14.5	1.0	17.0	1.0	18.5	ns	
	propagation delay An to Qn	see Figs 6 and 11			-	9.1	18.0	1.0	21.0	1.0	23.0	ns	
	propagation delay \bar{LE} to Qn	see Figs 7 and 11			-	7.7	15.5	1.0	17.5	1.0	19.0	ns	
t_{PHL}	propagation delay MR to Qn	see Figs 8 and 11			-	7.0	13.5	1.0	15.5	1.0	17.0	ns	
t_W	\bar{LE} pulse width HIGH or LOW	see Figs 7 and 11	5.0	5.0	-	-	5.0	-	5.0	-	ns	ns	
	\bar{MR} pulse width LOW	see Figs 8 and 11			-	-	5.0	-	5.0	-	ns	ns	
t_{su}	set-up time D to \bar{LE} , An to \bar{LE}	see Figs 9, 10 and 11	4.0	-	-	4.0	-	4.0	-	4.0	-	ns	
t_h	hold time D to \bar{LE} , An to \bar{LE}	see Figs 9 and 11	1.0	-	-	1.0	-	1.0	-	1.0	-	ns	

8-bit addressable latch

74AHC259;
74AHCT259

SYMBOL	PARAMETER	TEST CONDITIONS		C _L	T _{amb} (°C)						UNIT		
		WAVEFORMS	C _L		25			-40 to +85		-40 to +125			
					MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		
V_{CC} = 4.5 to 5.5 V; note 2													
t _{PHL/t_{PLH}}	propagation delay D to Q _n	see Figs 5 and 11	15 pF	50 pF	-	4.1	7.5	1.0	9.0	1.0	10.0	ns	
	propagation delay A _n to Q _n	see Figs 6 and 11			-	5.3	9.5	1.0	11.5	1.0	12.5	ns	
	propagation delay L _E to Q _n	see Figs 7 and 11			-	4.3	8.0	1.0	9.5	1.0	10.5	ns	
t _{PHL}	propagation delay M _R to Q _n	see Figs 8 and 11			-	3.9	7.0	1.0	8.5	1.0	9.5	ns	
t _{PHL/t_{PLH}}	propagation delay D to Q _n	see Figs 5 and 11	50 pF		-	5.3	9.5	1.0	11.0	1.0	12.0	ns	
	propagation delay A _n to Q _n	see Figs 6 and 11			-	6.5	11.5	1.0	13.5	1.0	15.0	ns	
	propagation delay L _E to Q _n	see Figs 7 and 11			-	5.5	10.0	1.0	11.5	1.0	12.5	ns	
t _{PHL}	propagation delay M _R to Q _n	see Figs 8 and 11			-	5.1	9.0	1.0	10.5	1.0	11.5	ns	
t _w	L _E pulse width HIGH or LOW	see Figs 7 and 11	5.0	5.0	-	-	5.0	-	5.0	-	ns		
	M _R pulse width LOW	see Figs 8 and 11			-	-	5.0	-	5.0	-	ns		
t _{su}	set-up time D to L _E , A _n to L _E	see Figs 9, 10 and 11	4.0	-	-	4.0	-	4.0	-	ns			
t _h	hold time D to L _E , A _n to L _E	see Figs 9 and 11	1.0	-	-	1.0	-	1.0	-	ns			

Notes

1. Typical values at V_{CC} = 3.3 V.
2. Typical values at V_{CC} = 5.0 V.

8-bit addressable latch

74AHC259;
74AHCT259**Type 74AHCT259**GND = 0 V; $t_r = t_f \leq 3.0$ ns.

SYMBOL	PARAMETER	TEST CONDITIONS		C_L	T_{amb} ($^{\circ}$ C)						UNIT		
		WAVEFORMS	C_L		25			−40 to +85		−40 to +125			
					MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		
$V_{CC} = 4.5$ to 5.5 V; note 1													
t_{PHL}/t_{PLH}	propagation delay D to Qn	see Figs 5 and 11	15 pF		—	4.1	7.5	1.0	9.0	1.0	10.0	ns	
	propagation delay An to Qn	see Figs 6 and 11			—	5.5	9.5	1.0	11.5	1.0	12.5	ns	
	propagation delay \overline{LE} to Qn	see Figs 7 and 11			—	4.3	8.0	1.0	9.5	1.0	10.4	ns	
t_{PHL}	propagation delay MR to Qn	see Figs 8 and 11	50 pF		—	3.9	7.0	1.0	8.5	1.0	9.5	ns	
t_{PHL}/t_{PLH}	propagation delay D to Qn	see Figs 5 and 11			—	5.4	9.5	1.0	11.0	1.0	12.0	ns	
	propagation delay An to Qn	see Figs 6 and 11			—	6.6	12.0	1.0	14.0	1.0	15.5	ns	
	propagation delay \overline{LE} to Qn	see Figs 7 and 11			—	5.5	10.0	1.0	12.0	1.0	13.0	ns	
t_{PHL}	propagation delay MR to Qn	see Figs 8 and 11			—	5.1	9.0	1.0	10.5	1.0	11.5	ns	
t_W	\overline{LE} pulse width HIGH or LOW	see Figs 7 and 11			5.0	—	—	5.0	—	5.0	—	ns	
	MR pulse width LOW	see Figs 8 and 11			5.0	—	—	5.0	—	5.0	—	ns	
t_{su}	set-up time D to \overline{LE} , An to \overline{LE}	see Figs 9, 10 and 11			4.0	—	—	4.0	—	4.0	—	ns	
t_h	hold time D to \overline{LE} , An to \overline{LE}	see Figs 9 and 11			1.0	—	—	1.0	—	1.0	—	ns	



Note

1. Typical values at $V_{CC} = 5.0$ V.

8-bit addressable latch

74AHC259;
74AHCT259

AC WAVEFORMS




FAMILY	V _I INPUT REQUIREMENTS	V _M ⁽¹⁾ INPUT	V _M ⁽²⁾ OUTPUT
AHC	GND to V _{CC}	50% V _{CC}	50% V _{CC}
AHCT	GND to 3.0 V	1.5 V	50% V _{CC}

Fig.5 The data input (D) to output (Qn) propagation delays.

FAMILY	V _I INPUT REQUIREMENTS	V _M ⁽¹⁾ INPUT	V _M ⁽²⁾ OUTPUT
AHC	GND to V _{CC}	50% V _{CC}	50% V _{CC}
AHCT	GND to 3.0 V	1.5 V	50% V _{CC}

Fig.6 The address input (An) to output (Qn) propagation delays.




FAMILY	V _I INPUT REQUIREMENTS	V _M ⁽¹⁾ INPUT	V _M ⁽²⁾ OUTPUT
AHC	GND to V _{CC}	50% V _{CC}	50% V _{CC}
AHCT	GND to 3.0 V	1.5 V	50% V _{CC}


Fig.7 The enable input (LE) to output (Qn) propagation delays, the enable input pulse width.

8-bit addressable latch

74AHC259; 74AHCT259




FAMILY	V _I INPUT REQUIREMENTS	V _M ⁽¹⁾ INPUT	V _M ⁽²⁾ OUTPUT
AHC	GND to V_{CC}	50% V_{CC}	50% V_{CC}
AHCT	GND to 3.0 V	1.5 V	50% V_{CC}

Fig.8 The conditional reset input (\overline{MR}) to output (Qn) propagation delays.

The shaded areas indicate when the input is permitted to change for predictable output performance.

FAMILY	V _I INPUT REQUIREMENTS	V _M ⁽¹⁾ INPUT
AHC	GND to V_{CC}	50% V_{CC}
AHCT	GND to 3.0 V	1.5 V

Fig.9 The address set-up and hold time for An inputs to LE input.




FAMILY	V _I INPUT REQUIREMENTS	V _M ⁽¹⁾ INPUT	V _M ⁽²⁾ OUTPUT
AHC	GND to V_{CC}	50% V_{CC}	50% V_{CC}
AHCT	GND to 3.0 V	1.5 V	50% V_{CC}

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig.10 The data set-up and hold time for D input to LE input.

8-bit addressable latch

74AHC259;
74AHCT259

TEST	S1
t_{PLH}/t_{PHL}	open
t_{PLZ}/t_{PZL}	V_{CC}
t_{PHZ}/t_{PZH}	GND

Definitions for test circuit.

 C_L = load capacitance including jig and probe capacitance (See Chapter "AC characteristics"). R_T = termination resistance should be equal to the output impedance Z_o of the pulse generator.

Fig.11 Load circuitry for switching times.


8-bit addressable latch

74AHC259;
74AHCT259

PACKAGE OUTLINES

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




8-bit addressable latch

74AHC259;
74AHCT259

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



8-bit addressable latch

74AHC259;
74AHCT259

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

8-bit addressable latch

74AHC259;
74AHCT259**Suitability of surface mount IC packages for wave and reflow soldering methods**

PACKAGE	SOLDERING METHOD	
	WAVE	REFLOW ⁽¹⁾
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable

Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Blvd. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905

Finland: Sinikalontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kaw.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838, Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +27 11 471 5401, Fax. +27 11 471 5398

South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavut-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 3341 299, Fax.+381 11 3342 553

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 2000

SCA 69

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613507/01/pp20

Date of release: 2000 Mar 14

Document order number: 9397 750 06821

Let's make things better.

Philips
Semiconductors



PHILIPS