

High-Speed, Low-Glitch D/CMOS Analog Switches

DESCRIPTION

The DG611/612/613 feature high-speed low-capacitance lateral DMOS switches. Charge injection has been minimized to optimize performance in fast sample-and-hold applications.

Each switch conducts equally well in both directions when on and blocks up to 16 V_{p-p} when off. Capacitances have been minimized to ensure fast switching and low-glitch energy. To achieve such fast and clean switching performance, the DG611/612/613 are built on the Vishay Siliconix proprietary D/CMOS process. This process combines n-channel DMOS switching FETs with low-power CMOS control logic and drivers. An epitaxial layer prevents latchup.

The DG611 and DG612 differ only in that they respond to opposite logic levels. The versatile DG613 has two normally open and two normally closed switches. It can be given various configurations, including four SPST, two SPDT, one DPDT.

For additional information see Applications Note AN207 (FaxBack number 70605).

FEATURES

- Fast Switching - t_{ON}: 12 ns
- Low Charge Injection: ± 2 pC
- Wide Bandwidth: 500 MHz
- 5 V CMOS Logic Compatible
- Low r_{DS(on)}: 18 Ω
- Low Quiescent Power : 1.2 nW
- Single Supply Operation

BENEFITS

- Improved Data Throughput
- Minimal Switching Transients
- Improved System Performance
- Easily Interfaced
- Low Insertion Loss
- Minimal Power Consumption


APPLICATIONS

- Fast Sample-and-Holds
- Synchronous Demodulators
- Pixel-Rate Video Switching
- Disk/Tape Drives
- DAC Deglitching
- Switched Capacitor Filters
- GaAs FET Drivers
- Satellite Receivers



RoHS*
COMPLIANT

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION




Four SPST Switches per Package

TRUTH TABLE		
Logic	DG611	DG612
0	ON	OFF
1	OFF	ON

Logic "0" ≤ 1 V
Logic "1" ≥ 4 V

* Pb containing terminations are not RoHS compliant, exemptions may apply

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Four SPST Switches per Package

TRUTH TABLE		
Logic	SW ₁ , SW ₄	SW ₂ , SW ₃
0	OFF	ON
1	ON	OFF

Logic "0" ≤ 1 V
Logic "1" ≥ 4 V

ORDERING INFORMATION		
Temp Range	Package	Part Number
DG611/612		
- 40 to 85 °C	16-Pin Plastic DIP	DG611DJ DG611DJ-E3
		DG612DJ DG612DJ-E3
	16-Pin Narrow SOIC	DG611DY DG611DY-E3 DG611DY-T1 DG611DY-T1-E3
		DG612DY DG612DY-E3 DG612DY-T1 DG612DY-T1-E3
DG613		
- 40 to 85 °C	16-Pin Plastic DIP	DG613DJ DG613DJ-E3
	16-Pin Narrow SOIC	DG613DY DG613DY-E3 DG613DY-T1 DG613DY-T1-E3



ABSOLUTE MAXIMUM RATINGS			
Parameter	Limit	Unit	
V ₊ to V ₋	- 0.3 to 21	V	
V ₊ to GND	- 0.3 to 21		
V ₋ to GND	- 19 to 0.3		
V _L to GND	- 1 to (V ₊) + 1 or 20 mA, whichever occurs first		
V _{IN} ^a	(V ₋) - 1 to (V ₊) + 1 or 20 mA, whichever occurs first		
V _S , V _D ^a	(V ₋) - 0.3 to (V ₊) + 16 or 20 mA, whichever occurs first		
Continuous Current (Any Terminal)	± 30	mA	
Current, S or D (Pulsed at 1 μs, 10 % Duty Cycle)	± 100		
Storage Temperature	CerDIP	- 65 to 150	°C
	Plastic	- 65 to 125	
Power Dissipation (Package) ^b	16-Pin Plastic DIP ^c	470	mW
	16-Pin Narrow SOIC ^d	600	
	16-Pin CerDIP ^e	900	
	20-Pin LCC ^e	900	

Notes:

- Signals on S_x, D_x, or IN_x exceeding V₊ or V₋ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- All leads welded or soldered to PC Board.
- Derate 6 mW/°C above 75 °C.
- Derate 7.6 mW/°C above 75 °C.
- Derate 12 mW/°C above 75 °C.

RECOMMENDED OPERATING RANGE		
Parameter	Limit	Unit
V ₊	5 to 21	V
V ₋	- 10 to 0	
V _L	4 to V ₊	
V _{IN}	0 to V _L	
V _{ANALOG}	V ₋ to (V ₊) - 5	





SPECIFICATIONS ^a										
Parameter	Symbol	Test Conditions Unless Otherwise Specified V ₊ = 15 V, V ₋ = -3 V V _L = 5 V, V _{IN} = 4 V, 1 V ^f	Temp ^b	Typ ^c	A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		Unit	
					Min ^d	Max ^d	Min ^d	Max ^d		
Analog Switch										
Analog Signal Range ^e	V _{ANALOG}	V ₋ = -5 V, V ₊ = 12 V	Full		-5	7	-5	7	V	
Switch On-Resistance	r _{DS(on)}	I _S = -1 mA, V _D = 0 V	Room	18		45		45	Ω	
Resistance Match Bet Ch.	Δr _{DS(on)}		Room	2				60		
Source Off Leakage	I _{S(off)}	V _S = 0 V, V _D = 10 V	Room	± 0.001	-0.25	0.25	-0.25	0.25	nA	
Drain Off Leakage Current	I _{D(off)}	V _S = 10 V, V _D = 0 V	Room		-20	20	-20	20		
Switch On Leakage Current	I _{D(on)}	V _S = V _D = 0 V	Room	± 0.001	-0.4	0.4	-0.4	0.4		
Digital Control										
Input Voltage High	V _{IH}		Full		4		4		V	
Input Voltage Low	V _{IL}		Full			1		1		
Input Current	I _{IN}		Room	0.005	-1	1	-1	1	μA	
Input Capacitance	C _{IN}		Room		5					
Dynamic Characteristics										
Off State Input Capacitance	C _{S(off)}	V _S = 0 V	Room	3					pF	
Off State Output Capacitance	C _{D(off)}	V _D = 0 V	Room	2						
On State Input Capacitance	C _{S(on)}	V _S = V _D = 0 V	Room	10						
Bandwidth	BW	R _L = 50 Ω	Room	500					MHz	
Turn-On Time ^e	t _{ON}	R _L = 300 Ω, C _L = 3 pF V _S = ± 2 V, See Test Circuit, Figure 2	Room	12		25		25	ns	
Turn-Off Time ^e	t _{OFF}		Room	8		20		20		
Turn-On Time	t _{ON}	R _L = 300 Ω, C _L = 75 pF V _S = ± 2 V, See Test Circuit, Figure 2	Room	19		35		35		
Turn-Off Time	t _{OFF}		Room	16		25		25		
Charge Injection ^e	Q	C _L = 1 nF, V _S = 0 V	Room	4					pC	
Ch. Injection Change ^{e,g}	ΔQ	C _L = 1 nF, V _S ≤ 3 V	Room	3		4		4		
Off Isolation ^e	OIRR	R _{IN} = 50 Ω, R _L = 50 Ω f = 5 MHz	Room	74					dB	
Crosstalk ^e	X _{TALK}	R _{IN} = 10 Ω, R _L = 50 Ω f = 5 MHz	Room	87						
Power Supplies										
Positive Supply Current	I ₊	V _{IN} = 0 V or 5 V	Room	0.005		1		1	μA	
Negative Supply Current	I ₋		Full		-0.005	-1	-1	-5		-5
Logic Supply Current	I _L		Room		0.005		1			1
Ground Current	I _{GND}		Full		-0.005	-1	-1	-5		-5

SPECIFICATIONS FOR UNIPOLAR SUPPLIES^a									
Parameter	Symbol	Test Conditions Unless Otherwise Specified $V_+ = 15\text{ V}$, $V_- = -3\text{ V}$ $V_L = 5\text{ V}$, $V_{IN} = 4\text{ V}$, 1 V^f	Temp ^b	Typ ^c	A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		Unit
					Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch									
Analog Signal Range ^e	V_{ANALOG}		Full		0	7	0	7	V
Switch On-Resistance	$r_{DS(on)}$	$I_S = -1\text{ mA}$, $V_D = 1\text{ V}$	Room	25		60		60	Ω
Dynamic Characteristics									
Turn-On Time ^e	t_{ON}	$R_L = 300\ \Omega$, $C_L = 3\text{ pF}$ $V_S = 2\text{ V}$, See Test Circuit, Figure 2	Room	15		30		30	ns
Turn-Off Time ^e	t_{OFF}		Room	10		25		25	







Notes:

- Refer to PROCESS OPTION FLOWCHART.
- Room = 25 °C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- Guaranteed by design, not subject to production test.
- V_{IN} = input voltage to perform proper function.
- $\Delta Q = |Q|$ at $V_S = 3\text{ V}$ - Q at $V_S = -3\text{ V}$.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)


Figure 1.



TEST CIRCUITS


Figure 2. Switching Time

TEST CIRCUITS




Figure 3. Charge Injection




Figure 4. Crosstalk

$$X_{TALK} \text{ Isolation} = 20 \log \left| \frac{V_S}{V_O} \right|$$

C = RF bypass

APPLICATIONS

High-Speed Sample-and-Hold

In a fast sample-and-hold application, the analog switch characteristics are critical. A fast switch reduces aperture uncertainty. A low charge injection eliminates offset (step) errors. A low leakage reduces droop errors. The CLC111, a fast input buffer, helps to shorten acquisition and settling times. A low leakage, low dielectric absorption hold capacitor must be used. Polycarbonate, polystyrene and polypropylene are good choices. The JFET output buffer reduces droop due to its low input bias current. (See Figure 5.)

Pixel-Rate Switch

Windows, picture-in-picture, title overlays are economically generated using a high-speed analog switch such as the DG613. For this application the two video sources must be sync locked. The glitch-less analog switch eliminates halos. (See Figure 6.)

GaAs FET Drivers

Figure 7 illustrates a high-speed GaAs FET driver. To turn the GaAs FET on 0 V are applied to its gate via S₁, whereas to turn it off, - 8 V are applied via S₂. This high-speed, low-power driver is especially suited for applications that require a large number of RF switches, such as phased array radars.






Figure 5. High-Speed Sample-and-Hold

APPLICATIONS

Figure 6. A Pixel-Rate Switch Creates Title Overlays

Figure 7. A High-Speed GaAs FET Driver that Saves Power

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?70057>.



Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.