

Vishay Siliconix

High-Speed, Low-Glitch D/CMOS Analog Switches

DESCRIPTION

The DG611/612/613 feature high-speed low-capacitance lateral DMOS switches. Charge injection has been minimized to optimize performance in fast sample-and-hold applications.

Each switch conducts equally well in both directions when on and blocks up to 16 V_{p-p} when off. Capacitances have been minimized to ensure fast switching and low-glitch energy. To achieve such fast and clean switching performance, the DG611/612/613 are built on the Vishay Siliconix proprietary D/CMOS process. This process combines n-channel DMOS switching FETs with low-power CMOS control logic and drivers. An epitaxial layer prevents latchup.

The DG611 and DG612 differ only in that they respond to opposite logic levels. The versatile DG613 has two normally open and two normally closed switches. It can be given various configurations, including four SPST, two SPDT, one DPDT.

For additional information see Applications Note AN207 (FaxBack number 70605).

FEATURES

- Fast Switching t_{ON}: 12 ns
- Low Charge Injection: ± 2 pC
- Wide Bandwidth: 500 MHz
- 5 V CMOS Logic Compatible
- Low r_{DS(on)}: 18 Ω
- Low Quiescent Power : 1.2 nW
- Single Supply Operation

BENEFITS

- Improved Data Throughput
- Minimal Switching Transients
- Improved System Performance
- Easily Interfaced
- Low Insertion Loss
- Minimal Power Consumption

APPLICATIONS

- Fast Sample-and-Holds
- Synchronous Demodulators
- Pixel-Rate Video Switching
- Disk/Tape Drives
- DAC Deglitching
- Switched Capacitor Filters
- GaAs FET Drivers
- Satellite Receivers

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





Four SPST Switches per Package

TRUTH TABLE				
Logic	DG611	DG612		
0	ON	OFF		
1	OFF	ON		
	•	•		

 $\begin{array}{l} \text{Logic "0"} \leq 1 \ V \\ \text{Logic "1"} \geq 4 \ V \end{array}$

* Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 70057 S-71155-Rev. H, 11-Jun-07



COMPLIANT

Vishay Siliconix



FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





Four SPST Switches per Package

TRUTH TABLE					
Logic	SW_1, SW_4	SW ₂ , SW ₃			
0	OFF	ON			
1	ON	OFF			

 $\begin{array}{l} \text{Logic "0"} \leq 1 \ V \\ \text{Logic "1"} \geq 4 \ V \end{array}$

ORDERING INFORMATION						
Temp Range	Package	Part Number				
DG611/612						
- 40 to 85 °C	16 Din Diastia DID	DG611DJ DG611DJ-E3				
	10-FIII Flastic DIF	DG612DJ DG612DJ-E3				
		DG611DY DG611DY-E3 DG611DY-T1 DG611DY-T1-E3				
	16-PIN Narrow SOIC	DG612DY DG612DY-E3 DG612DY-T1 DG612DY-T1-E3				
DG613						
- 40 to 85 °C	16-Pin Plastic DIP	DG613DJ DG613DJ-E3				
	16-Pin Narrow SOIC	DG613DY DG613DY-E3 DG613DY-T1 DG613DY-T1-E3				





Vishay Siliconix

ABSOLUTE MAXIMUM RATINGS						
Parameter		Limit	Unit			
V+ to V-		- 0.3 to 21	-			
V+ to GND		- 0.3 to 21				
V- to GND		- 19 to 0.3				
V _L to GND		- 1 to (V+) + 1 or 20 mA, whichever occurs first	V			
V _{IN} ^a		(V-) - 1 to (V+) + 1 or 20 mA, whichever occurs first	+) + 1 er occurs first			
V _S , V _D ^a		(V-) - 0.3 to (V+) + 16 or 20 mA, whichever occurs first				
Continuous Current (Any Terminal)		± 30	mΔ			
Current, S or D (Pulsed at 1 µs, 10 % Duty Cycle)		± 100				
Storage Temperature	CerDIP	- 65 to 150	°C			
Storage temperature	Plastic	- 65 to 125	Ŭ			
	16-Pin Plastic DIP ^c	470				
Power Dissipation (Package) ^b	16-Pin Narrow SOIC ^d	600	m\\/			
	16-Pin CerDIP ^e	900]			
	20-Pin LCC ^e	900				

Notes:

a. Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. All leads welded or soldered to PC Board.

c. Derate 6 mW/°C above 75 °C.

d. Derate 7.6 mW/°C above 75 °C.

e. Derate 12 mW/°C above 75 °C.

RECOMMENDED OPERATING RANGE					
Parameter	Limit	Unit			
V+	5 to 21				
V-	- 10 to 0				
VL	4 to V+	V			
V _{IN}	0 to V _L				
V _{ANALOG}	V- to (V+) - 5				

Vishay Siliconix



		Test Conditions	1	1		uffix	ne	uffix	
		Unless Otherwise Specified			- 55 to	125 °C	- 40 to	0 85 °C	_
Parameter	Symbol	$V_{+} = 15 V, V_{-} = -3 V$ $V_{-} = 5 V, V_{-} = 4 V, 1 V^{f}$	Temnb	Typ ^c	Min ^d	Mayd	Min ^d	Mayd	Unit
Analog Switch	Cymbol		remp	196		max		max	01110
Analog Signal Bange ^e		V- = - 5 V. V+ = 12 V	Full		- 5	7	- 5	7	V
	ANALOG		Room	18		45		45	
Switch On-Resistance	r _{DS(on)}	I _S = - 1 mA, V _D = 0 V	Full	_		60		60	Ω
Resistance Match Bet Ch.	$\Delta r_{DS(on)}$	1	Room	2					
Source Off Leakage	I _{S(off)}	$V_{\rm S} = 0 \ V, \ V_{\rm D} = 10 \ V$	Room Hot	± 0.001	- 0.25 - 20	0.25 20	- 0.25 - 20	0.25 20	
Drain Off Leakage Current	I _{D(off)}	$V_{\rm S} = 10 \ {\rm V}, \ V_{\rm D} = 0 \ {\rm V}$	Room Hot	± 0.001	- 0.25 - 20	0.25 20	- 0.25 - 20	0.25 20	nA
Switch On Leakage Current	I _{D(on)}	$V_{\rm S} = V_{\rm D} = 0 \ {\rm V}$	Room Hot	± 0.001	- 0.4 - 40	0.4 40	- 0.4 - 40	0.4 40	
Digital Control		•		•		1	1	1	
Input Voltage High	V _{IH}		Full		4		4		V
Input Voltage Low	V _{IL}		Full			1		1	v
Input Current	I _{IN}		Room Hot	0.005	- 1 - 20	1 20	- 1 - 20	1 20	μA
Input Capacitance	C _{IN}		Room	5					pF
Dynamic Characteristics		1				1	1	1	<u> </u>
Off State Input Capacitance	C _{S(off)}	V _S = 0 V	Room	3					
Off State Output Capacitance	C _{D(off)}	V _D = 0 V	Room	2					pF
On State Input Capacitance	C _{S(on)}	$V_{S} = V_{D} = 0 V$	Room	10					
Bandwidth	BW	R _L = 50 Ω	Room	500					MHz
Turn-On Time ^e	t _{ON}	$R_L = 300 \Omega, C_L = 3 pF$	Room	12		25		25	
Turn-Off Time ^e	t _{OFF}	$V_S = \pm 2 V$, See Test Circuit, Figure 2	Room	8		20		20	
Turn-On Time	t _{ON}	$R_{L} = 300 \Omega, C_{L} = 75 pF$	Room Full	19		35 50		35 50	ns
Turn-Off Time	tOFF	$v_S = \pm 2 v_s$ See Test Circuit, Figure 2	Room Full	16		25 35		25 35	
Charge Injection ^e	Q	C _L = 1 nF, V _S = 0 V	Room	4					
Ch. Injection Change ^{e,g}	ΔQ	$C_L = 1 \text{ nF}, V_S \le 3 \text{ V}$	Room	3		4		4	ρC
Off Isolation ^e	OIRR	$R_{IN} = 50 \Omega, R_L = 50 \Omega$ f = 5 MHz	Room	74					
Crosstalk ^e	X _{TALK}	$R_{IN} = 10 $ Ω, $R_{L} = 50 $ Ω f = 5 MHz	Room	87					dB
Power Supplies	I	l .		1		1	1	1	
Positive Supply Current	I+		Room Full	0.005		1 5		1 5	
Negative Supply Current	I-		Room Full	- 0.005	- 1 - 5		- 1 - 5		
Logic Supply Current	ار	v _{IN} = 0 v or 5 v	Room Full	0.005		1 5		1 5	μΑ
Ground Current	I _{GND}	1	Room Full	- 0.005	- 1 - 5		- 1 - 5		1



Vishay Siliconix

SPECIFICATIONS FOR UNIPOLAR SUPPLIES ^a									
		Test Conditions			A Suffix		D Suffix		
		Unless Otherwise Specified			- 55 to 125 °C		- 40 to 85 °C		
		V+ = 15 V, V- = - 3 V							
Parameter	Symbol	$V_L = 5 V, V_{IN} = 4 V, 1 V^{f}$	Temp ^b	Тур ^с	Min ^d	Max ^d	Min ^d	Max ^d	Unit
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full		0	7	0	7	V
Switch On-Resistance	r _{DS(on)}	I _S = - 1 mA, V _D = 1 V	Room	25		60		60	Ω
Dynamic Characteristics									
Turn-On Time ^e	t _{ON}	$R_L = 300 \Omega, C_L = 3 pF$	Room	15		30		30	
Turn-Off Time ^e	t _{OFF}	V _S = 2 V, See Test Circuit, Figure 2	Room	10		25		25	ns

Notes:

a. Refer to PROCESS OPTION FLOWCHART.

b. Room = 25 °C, Full = as determined by the operating temperature suffix.

c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.

e. Guaranteed by design, not subject to production test.

f. V_{IN} = input voltage to perform proper function.

g. $\Delta Q = |Q \text{ at } V_S = 3 \text{ V} - Q \text{ at } V_S = -3 \text{ V}|.$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Document Number: 70057 S-71155–Rev. H, 11-Jun-07

Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



VISHAY



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)





TEST CIRCUITS

VISHAY



Document Number: 70057 S-71155-Rev. H, 11-Jun-07 DG611/612/613

Vishay Siliconix

Vishay Siliconix

TEST CIRCUITS



Figure 3. Charge Injection



VISHAY



APPLICATIONS

High-Speed Sample-and-Hold

In a fast sample-and-hold application, the analog switch characteristics are critical. A fast switch reduces aperture uncertainty. A low charge injection eliminates offset (step) errors. A low leakage reduces droop errors. The CLC111, a fast input buffer, helps to shorten acquisition and settling times. A low leakage, low dielectric absorption hold capacitor must be used. Polycarbonate, polystyrene and polypropylene are good choices. The JFET output buffer reduces droop due to its low input bias current. (See Figure 5.)

Pixel-Rate Switch

Windows, picture-in-picture, title overlays are economically generated using a high-speed analog switch such as the DG613. For this application the two video sources must be sync locked. The glitch-less analog switch eliminates halos. (See Figure 6.)

GaAs FET Drivers

Figure 7 illustrates a high-speed GaAs FET driver. To turn the GaAs FET on 0 V are applied to its gate via S_1 , whereas to turn it off, - 8 V are applied via S_2 . This high-speed, low-power driver is especially suited for applications that require a large number of RF switches, such as phased array radars.



Figure 5. High-Speed Sample-and-Hold



DG611/612/613 Vishay Siliconix

APPLICATIONS



Figure 6. A Pixel-Rate Switch Creates Title Overlays



Figure 7. A High-Speed GaAs FET Driver that Saves Power

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70057.

Document Number: 70057 S-71155–Rev. H, 11-Jun-07



Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.