19-3756; Rev 1; 7/07



16-Bit, 500Msps, Interpolating and Modulating Dual DAC with Interleaved LVDS Inputs

General Description

The MAX5898 programmable interpolating, modulating, 500Msps, dual digital-to-analog converter (DAC) offers superior dynamic performance and is optimized for high-performance wideband, single- and multicarrier transmit applications. The device integrates a selectable 2x/4x/8x interpolating filter, a digital quadrature modulator, and dual 16-bit, high-speed DACs on a single integrated circuit. At 30MHz output frequency and 500Msps update rate, the in-band SFDR is 81dBc, while only consuming 1.2W. The device also delivers 71dB ACLR for four-carrier WCDMA at a 61.44MHz output frequency.

The selectable interpolating filters allow lower input data rates while taking advantage of the high DAC update rates. These linear-phase interpolation filters ease reconstruction filter requirements and enhance the passband dynamic performance. Each channel includes offset and gain programmability, allowing the user to calibrate out local oscillator (LO) feedthrough and sideband suppression errors generated by analog quadrature modulators.

The MAX5898 features a f_{IM} / 4 digital image-reject modulator. This modulator generates a quadrature-modulated IF signal that can be presented to an analog I/Q modulator to complete the upconversion process. A second digital modulation mode allows the signal to be frequency-translated with image pairs at f_{IM} / 2 or f_{IM} / 4.

The MAX5898 features a standard LVDS interface for low electromagnetic interference (EMI). Interleaved data is applied through a single 16-bit bus. A 3.3V SPITM port is provided for mode configuration. The programmable modes include the selection of 2x/4x/8x interpolating filters, f_{IM} / 2, f_{IM} / 4 or no digital quadrature modulation with image rejection, individual channel gain and offset adjustment, and offset binary or two'scomplement data interface.

Compatible versions with CMOS interfaces and 12-, 14-, and 16-bit resolutions are also available. Refer to the MAX5893 data sheet for 12-bit CMOS, MAX5894 for 14-bit CMOS, and the MAX5895 for 16-bit CMOS versions.

Applications

Base Stations: 3G Multicarrier UMTS, CDMA, and GSM

Broadband Wireless Transmitters

Broadband Cable Infrastructure

Instrumentation and Automatic Test Equipment (ATE)

Analog Quadrature Modulation Architectures

SPI is a trademark of Motorola, Inc. cdma2000 is a registered trademark of Telecommunications Industry Association.

_Features

- 71dB ACLR at four = 61.44MHz (Four-Carrier WCDMA)
- Meets Multicarrier UMTS, cdma2000[®], GSM Spectral Masks (four = 122MHz)
- Noise Spectral Density = -160dBFS/Hz at four = 16MHz
- 90dBc SFDR at Low-IF Frequency (10MHz)
- ♦ 88dBc SFDR at High-IF Frequency (50MHz)
- Low Power: 831mW (f_{CLK} = 250MHz)
- User Programmable
 - Selectable 2x, 4x, or 8x Interpolating Filters < 0.01dB Passband Ripple
 - > 95dB Stopband Rejection

Selectable Real or Complex Modulator Operation Selectable Modulator LO Frequency: OFF, f_{IM} / 2, or f_{IM} / 4

Selectable Output Filter: Lowpass or Highpass Per Channel Gain and Offset Adjustment

• EV Kit Available (Order the MAX5898EVKIT)


_Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX5898EGK+D	-40°C to +85°C	68 QFN-EP* (10mm x 10mm)	G6800-4
MAX5898EGK-D	-40°C to +85°C	68 QFN-EP* (10mm x 10mm)	G6800-4
+Denotes a lead-f D = Dry pack.	ree package.	*EP = Exposed µ	oaddle.

Selector Guide

PART	RESOLUTION (BITS)	DAC UPDATE RATE (Msps)	INPUT LOGIC
MAX5893	12	500	CMOS
MAX5894	14	500	CMOS
MAX5895	16	500	CMOS
MAX5898	16	500	LVDS

Simplified Diagram



Pin Configuration appears at end of data sheet.

_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

DV _{DD1.8} , AV _{DD1.8} to GND, DACREF0.3V to +2.16V AV _{DD3.3} , AV _{CLK} , DV _{DD3.3} to GND, DACREF0.3V to +3.9V DATACLKP, DATACLKN, D0P–D15P.	DC Co
D0N–D15N, SELIQP, SELIQN to GND,	(
DACREF0.3V to (DV _{DD1.8} + 0.3V)	Jur
CS, RESET, SCLK, DIN, DOUT to	Ор
GND, DACREF0.3V to (DV _{DD3.3} + 0.3V)	Sto
CLKP, CLKN to GND, DACREF0.3V to (AV _{CLK} + 0.3V)	Lea
REFIO, FSADJ to GND, DACREF0.3V to (AV _{DD3.3} + 0.3V)	
OUTIP, OUTIN, OUTQP,	
OUTQN to GND, DACREF0.3V to (AV _{DD3.3} + 0.3V)	

DOUT, DATACLKP, DATACLKN Continuous Current8mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
(0, D) = O(D) (d) (d

68-Pin QFN (derate 41.7mW/°C above	+70°C)
(Note 1)	3333.3mW
Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Note 1: Thermal resistance based on a multilayer board with 4 x 4 via array in exposed paddle area.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(DV_{DD1.8} = AV_{DD1.8} = 1.8V, AV_{CLK} = AV_{DD3.3} = DV_{DD3.3} = 3.3V$, modulator off, 2x interpolation, DATACLK output mode, output is 50 Ω double-terminated, external reference at 1.25V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDIT	ONS	MIN	ТҮР	MAX	UNITS
STATIC PERFORMANCE							
Resolution					16		Bits
Differential Nonlinearity	DNL				±1		LSB
Integral Nonlinearity	INL				±3		LSB
Offset Error	OS			-0.02	±0.003	+0.02	%FS
Offset Drift					±0.03		ppm/°C
Gain Error	GE _{FS}	(Note 3)		-4	±0.06	+4	%FS
Gain-Error Drift					±110		ppm/°C
Full-Scale Output Current	IOUTFS	(Note 3)		2		20	mA
Output Compliance				-0.5		+1.1	V
Output Resistance	Rout				1		MΩ
Output Capacitance	Cout				5		pF
DYNAMIC PERFORMANCE							
Maximum Clock Frequency	fCLK			500			MHz
Minimum Clock Frequency	fCLK					10	MHz
Maximum DAC Update Rate	fDAC	$f_{DAC} = f_{CLK} \text{ or } f_{DAC} = f_{CLK}$	clk / 2	500			Msps
Minimum DAC Update Rate	fDAC	$f_{DAC} = f_{CLK} \text{ or } f_{DAC} = f_{CLK}$	clk / 2			10	Msps
Maximum Data Clock Frequency	f DATACLK	Interleaved data		250			MHz
Maximum Input Data Rate	fdata	Per channel		125			MWps
		f _{DATA} = 125Mwps,	No interpolation		-156		
		$f_{OUT} = 16 MHz, f_{OFFSET}$	2x interpolation		-157		
		= 10MHz, -12dBFS	4x interpolation		-157		dBFS/
Noise Spectral Density		f _{DATA} = 125Mwps, f _{OUT} = 16MHz, f _{OFFSET} = 10MHz, 0dBFS	4x interpolation		-154		Hz

ELECTRICAL CHARACTERISTICS (continued)

 $(DV_{DD1.8} = AV_{DD1.8} = 1.8V, AV_{CLK} = AV_{DD3.3} = DV_{DD3.3} = 3.3V$, modulator off, 2x interpolation, DATACLK output mode, output is 50 Ω double-terminated, external reference at 1.25V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	ТҮР	МАХ	UNITS
		f _{DATA} = 125Mwps,	f _{OUT} = 10MHz		90		
		interpolation off,	f _{OUT} = 30MHz		84		
		-0.1dBFS	fout = 50MHz		77		
		2x interpolation,	$f_{OUT} = 10MHz$	79	89		
In-Band SFDR (DC to f _{DATA} / 2)	SFDR		f _{OUT} = 30MHz		83		dBc
		-0.1dBFS	fout = 50MHz		92		
		f _{DATA} = 125Mwps,	fout = 10MHz		89		
		4x interpolation,	$f_{OUT} = 30MHz$		83		
		-0.1dBFS	$f_{OUT} = 50MHz$		89		
		f _{DATA} = 125Mwps,	No interpolation		-96		
		$f_{OUT1} = 9MHz, f_{OUT2} =$	2x interpolation		-99		
		10MHz, -6.1dBFS	4x interpolation		-95		
		$f_{DATA} = 125Mwps,$ $f_{OUT1} = 79MHz,$	2x interpolation, f _{IM} / 4 complex modulation		-81		
	TTIMD	f _{OUT2} = 80MHz, -6.1dBFS	4x interpolation, f _{IM} / 4 complex modulation		-71		dBc
Two-Tone IMD		$f_{DATA} = 62.5Mwps,$ $f_{OUT1} = 9MHz, f_{OUT2} =$ 10MHz, -6.1dBFS	8x interpolation		-94		
		$f_{DATA} = 62.5Mwps,$ $f_{OUT1} = 69MHz, f_{OUT2}$ = 70MHz, -6.1dBFS	8x interpolation, f _{IM} / 4 complex modulation		-71		
		f _{DATA} = 62.5Mwps, f _{OUT1} = 179MHz, f _{OUT2} = 180MHz, -6.1dBFS	8x, highpass interpolation, f _{IM} / 4 complex modulation		-71		
Four-Tone IMD	FTIMD	f _{DATA} = 125Mwps, f _{OUT} apart from 32MHz, -12dl interpolation			-89		dBc
		$f_{DATA} = 61.44$ Mwps,	4x interpolation		79		
		f _{OUT} = baseband	8x interpolation		79		1
ACLR for WCDMA (Note 4)	ACLR	f _{DATA} = 122.88Mwps, f _{OUT} = 61.44MHz	2x interpolation, f _{IM} / 4 complex modulation		76		dB
		f _{DATA} = 122.88Mwps, f _{OUT} = 122.88MHz	4x interpolation, f _{IM} / 4 complex modulation		68		

ELECTRICAL CHARACTERISTICS (continued)

 $(DV_{DD1.8} = AV_{DD1.8} = 1.8V, AV_{CLK} = AV_{DD3.3} = DV_{DD3.3} = 3.3V$, modulator off, 2x interpolation, DATACLK output mode, output is 50 Ω double-terminated, external reference at 1.25V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Output Propagation Delay	tPD	1x interpolation (Note 5)		2.9		ns
Output Rise Time	tRISE	10% to 90% (Note 6)		0.75		ns
Output Fall Time	tFALL	10% to 90% (Note 6)		1		ns
Output Settling Time		To 0.5% (Note 6)		11		ns
Output Bandwidth		-1dB bandwidth (Note 7)		240		MHz
Decelored Width				0.4 x		
Passband Width		Ripple < -0.01dB		f DATA		
		0.604 x f _{DATA} , 2x interpolation		100		
Stopband Rejection		0.604 x f _{DATA} , 4x interpolation		100		dB
		0.604 x f _{DATA} , 8x interpolation		100		
		1x interpolation		22		
Data Latanan		2x interpolation		70		Clock
Data Latency		4x interpolation		146		Cycles
		8x interpolation		311		
DAC INTERCHANNEL MATCH	ING		•			
Gain Match	∆Gain	f _{OUT} = DC - 80MHz, I _{OUTFS} = 20mA		±0.1		dB
Gain-Match Tempco	∆Gain/°C	IOUTFS = 20mA		±0.02		ppm/°C
Phase Match	∆Phase	$f_{OUT} = 60MHz, I_{OUTFS} = 20mA$		±0.13		Deg
Phase-Match Tempco	∆Phase/°C	IOUTFS = 20mA		±0.006		Deg/°C
DC Gain Match		IOUTFS = 20mA (Note 3)	-0.2	±0.04	+0.2	dB
Crosstalk		$f_{OUT} = 50MHz$, $f_{DAC} = 250MHz$		-95		dB
REFERENCE	·					
Reference Input Range			0.12		1.32	V
Reference Output Voltage	VREFIO	Internal reference	1.14	1.2	1.28	V
Reference Input Resistance	R _{REFIO}			10		kΩ
Reference Voltage Drift				±50		ppm/°C
CMOS LOGIC INPUTS (SCLK,	CS, RESET, DI	N)				
			0.7 x			
Input High Voltage	VIH		DV _{DD3.3}			V
	N/				0.3 x	V
Input Low Voltage	VIL				DV _{DD3.3}	V
Input Current	l _{IN}		-10	±0.1	+10	μA
Input Capacitance	C _{IN}			3		pF
CMOS LOGIC OUTPUT (DOUT)					
Output High Voltage	Voh	Ι _{LOAD} = 200μΑ	0.8 x DV _{DD3.3}			V
Output Low Voltage	V _{OL}	I _{SINK} = 200μΑ			0.2 x DV _{DD3.3}	V
Output Leakage Current		Tri-state		1		μA

ELECTRICAL CHARACTERISTICS (continued)

 $(DV_{DD1.8} = AV_{DD1.8} = 1.8V, AV_{CLK} = AV_{DD3.3} = DV_{DD3.3} = 3.3V$, modulator off, 2x interpolation, DATACLK output mode, output is 50 Ω double-terminated, external reference at 1.25V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Rise/Fall Time		C _{LOAD} = 10pF, 20% to 80%		1.5		ns	
LVDS LOGIC INPUTS (D15P-D0F	, D15N–D0N	I, SELIQP, SELIQN)					
Differential Input Logic High	VIH		100			mV	
Differential Input Logic Low	VIL				-100	mV	
Input Common-Mode Voltage	VICM		1.125	1.25	1.375	V	
Differential Input Resistance	R _{IN}			110		Ω	
Input Capacitance	CIN			2.5		pF	
LVDS CLOCK INPUT/OUTPUT (D	ATACLKP, I	DATACLKN)					
Differential Input Amplitude High	VIH		250			mV	
Differential Input Amplitude Low	VIL				-250	mV	
Differential Output Amplitude High	Voh	$R_{LOAD} = 100\Omega$ differential (Note 3)	250	340		mV	
Differential Output Amplitude Low	Vol	$R_{LOAD} = 100\Omega$ differential (Note 3)		-340	-250	mV	
Output Common-Mode Voltage	VOCM			1.25		V	
Output Rise/Fall Time		$R_{LOAD} = 100\Omega$ differential, $C_{LOAD} = 8pF$, 20% to 80%		0.9		ns	
CLOCK INPUTS (CLKP, CLKN) (Note 8)						
		Sine-wave input		> 1.5			
Differential Input Voltage Swing	VDIFF	Square-wave input		> 0.5		Vp-p	
Differential Input Slew Rate				> 100		V/µs	
Common-Mode Voltage	VCOM	AC-coupled		AV _{CLK} /		V	
Differential Input Resistance	RCLK			5		kΩ	
Differential Input Capacitance	C _{CLK}			5		pF	
Minimum Clock Duty Cycle	- OLIX			45		%	
Maximum Clock Duty Cycle				55		%	
CLKP/CLKN, DATACLK TIMING (Figure 4) (N	ote 9)					
CLK to DATACLK Delay	tD	DATACLK output mode		1.4		ns	
Data Hold Time	tDH		1.65			ns	
Data Setup Time	tps		-0.65			ns	
SERIAL-PORT INTERFACE TIMIN	IG (Figure 3)) (Note 9)				1	
SCLK Frequency	fsclk				10	MHz	
CS Setup Time	tss		2.5			ns	
Input Hold Time	tSDH		0			ns	
Input Setup Time	tsds		4.5			ns	
Data Valid Duration	tsdv		6.5		16.5	ns	
POWER SUPPLIES			•				
Digital Supply Voltage	DV _{DD1.8}		1.71	1.8	1.89	V	
Digital I/O Supply Voltage	DV _{DD3.3}		3.0	3.3	3.6	V	
-		<u> </u>	1			L	



ELECTRICAL CHARACTERISTICS (continued)

 $(DV_{DD1.8} = AV_{DD1.8} = 1.8V, AV_{CLK} = AV_{DD3.3} = DV_{DD3.3} = 3.3V$, modulator off, 2x interpolation, DATACLK output mode, output is 50 Ω double-terminated, external reference at 1.25V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITION	S	MIN	ТҮР	МАХ	UNITS	
Clock Supply Voltage	AVCLK			3.135	3.3	3.465	V	
Analog Supply Voltage	AV _{DD3.3}				3.3	3.465	V	
Analog Supply Voltage	AV _{DD1.8}			1.71	1.8	1.89	v	
Apples Supply Oursent	IAVDD3.3	f _{CLK} = 250MHz, 2x interpol f _{OUT} = 10MHz	ation, 0dBFS,		111	130		
Analog Supply Current	IAVDD1.8	$f_{CLK} = 250MHz$, 2x interpol $f_{OUT} = 10MHz$	ation, 0dBFS,		27	32	mA	
Digital Supply Current	IDVDD1.8	$f_{CLK} = 250MHz$, 2x interpolation, 0dBFS, $f_{OUT} = 10MHz$			229	250	mA	
Digital I/O Supply Current	IDVDD3.3	f _{CLK} = 250MHz, 2x interpolation, 0dBFS, f _{OUT} = 10MHz			9	12	mA	
Clock Supply Current	IAVCLK	$f_{CLK} = 250MHz$, 2x interpolation, 0dBFS, $f_{OUT} = 10MHz$			2.3	4	mA	
Total Power Dissipation	Ptotal	$f_{CLK} = 250MHz$, 2x interpol $f_{OUT} = 10MHz$	ation, 0dBFS,		831		mW	
			AV _{DD3.3}		530			
		All I/O are static high or	AV _{DD1.8}		1			
Power-Down Current		low, bit 2 to bit 4 of	DV _{DD1.8}		26		μΑ	
		address 00h are set high	DV _{DD3.3}		350			
			AV _{CLK}		2			
AV _{DD3.3} Power-Supply Rejection Ratio	PSRRA	(Note 10)			0.125		%FS/V	

Note 2: All specifications are 100% tested at $T_A \ge +25^{\circ}$ C. Specifications at $T_A < +25^{\circ}$ C are guaranteed by design and characterization.

Note 3: Specification is 100% production tested at $T_A \ge +25^{\circ}C$.


Note 4: 3.84MHz bandwidth, single carrier.

Note 5: Excludes data latency.

Note 6: Measured single-ended into a 50 Ω load.

Note 7: Excludes sin(x)/x rolloff.


Note 8: Differential voltage swing defined as $|V_P| + |V_N|$.



M/IXI/M



Note 10: Parameter defined as the change in midscale output caused by a ±5% variation in the nominal supply voltage.



Typical Operating Characteristics

 $(DV_{DD1.8} = AV_{DD1.8} = 1.8V, AV_{CLK} = AV_{DD3.3} = DV_{DD3.3} = 3.3V, DATACLK output mode, external reference, V_{REFIO} = +1.25V, R_{LOAD} = 50\Omega$ double-terminated, I_{OUTFS} = 20mA, T_A = +25°C, unless otherwise noted.)

Downloaded from Elcodis.com electronic components distributor

M/IXI/M

7

(DVDD1.8 = AVDD1.8 = 1.8V, AVCLK = AVDD3.3 = DVDD3.3 = 3.3V, DATACLK output mode, external reference, VREFIO = +1.25V,

 $R_{LOAD} = 50\Omega$ double-terminated, $I_{OUTFS} = 20$ mA, $T_A = +25$ °C, unless otherwise noted.)

TWO-TONE IMD vs. OUTPUT FREQUENCY TWO-TONE IMD vs. OUTPUT FREQUENCY fDATA = 125Mwps, 2x INTERPOLATION fDATA = 125Mwps, 4x INTERPOLATION 0 0 1MHz CARRIER SPACING 1MHz CARRIER SPACING COMPLEX MODULATION FOR COMPLEX MODULATION FOR -20 OUTPUT FREQUENCIES -20 **OUTPUT FREQUENCIES** GREATER THAN 50MHz GREATER THAN 50MHz TWO-TONE IMD (dBc) -40 TWO-TONE IMD (dBc) -40 -6dBFS -60 -60 -12dBFS -12dBFS -80 -80 -100 -100 -9dBFS -6dBFS -6dBES -120 -120 10 25 55 70 85 100 35 60 40 10 CENTER FREQUENCY (MHz) CENTER FREQUENCY (MHz) **EIGHT-TONE POWER RATIO PLOT** DIFFERENTIAL NONLINEARITY fDATA = 125Mwps, 2x INTERPOLATION vs. DIGITAL INPUT CODE -20 3.0 -30 2.5 -40 20 -50 OUTPUT POWER (dBm) 1.5 -60 DNL (LSB) -70 1.0 -80 0.5 -90 0 -100 -0.5 -110 -120 -10 f_{CENTER} = 35.7MHz, 1MHz TONE SPACING 16,384 0 $SPAN = 12.5 MHz, A_{OUT1} THROUGH A_{OUT8} = -18 dBFS$ DIGITAL INPUT CODE SUPPLY CURRENT vs. DAC UPDATE RATE SUPPLY CURRENT vs. DAC UPDATE RATE 2x INTERPOLATION, four = 5MHz 4x INTERPOLATION, four = 5MHz 500 500 450 450 400 400 (mA) 350 SUPPLY CURRENT (mA) 350 SUPPLY CURRENT 300 300 1.8V TOTAL 250 250 200 200 150 150 3.3V TOTAL 100

0.075 GAIN MISMATCH (dB) -6dBFS

f_{OUT} = 22.7MHz $A_{OUT} = -6dBFS$

Typical Operating Characteristics (continued)

0.100

-12dBES

135

110

160

-9dBFS

85

32,768

1.8V TOTAL

3.3V TOTAL

300

f_{DAC} (MHz)

400

50

0


100

200

49,152

65.536

500




CHANNEL-TO-CHANNEL

GAIN MISMATCH vs. TEMPERATURE


fDATA = 125Mwps, 2x INTERPOLATION

INTEGRAL NONLINEARITY


vs. DIGITAL INPUT CODE



SUPPLY CURRENT vs. DAC UPDATE RATE 8x INTERPOLATION, fout = 5MHz




/N/IXI/N



Typical Operating Characteristics (continued)

(DVDD1.8 = AVDD1.8 = 1.8V, AVCLK = AVDD3.3 = DVDD3.3 = 3.3V, DATACLK output mode, external reference, VREFIO = +1.25V, $R_{LOAD} = 50\Omega$ double-terminated, $I_{OUTFS} = 20$ mA, $T_A = +25$ °C, unless otherwise noted.)



CARRIER

f_{CENTER} = 122.88MHz SPAN = 40.6MHz

8 ACL

-70 -80

-90 -100 -110 -120

8

9

Pin Description

PIN	NAME	FUNCTION
1	CLKP	Noninverting Differential Clock Input. Internally biased to AV _{CLK} / 2.
2	CLKN	Inverting Differential Clock Input. Internally biased to AV _{CLK} / 2.
3	N.C.	Internally Connected. Do not connect.
4	DATACLKP	LVDS Data Clock Input/Output. External 100Ω termination to DATACLKN required.
5	DATACLKN	Complementary LVDS Data Clock Input/Output. External 100 Ω termination to DATACLKP required.
6, 21, 30, 37	DV _{DD1.8}	Digital Power Supply. Accepts a $1.71V$ to $1.89V$ supply range. Bypass each pin to ground with a 0.1μ F capacitor as close to the pin as possible.
7	SELIQN	Complementary LVDS Channel Select Input. Set SELIQN low and SELIQP high to direct data to the channel. Set SELIQP low and SELIQN high to direct data to the channel. Internal 110Ω termination to SELIQP.
8	SELIQP	LVDS Channel Select Input. Set SELIQN low and SELIQP high to direct data to the channel. Set SELIQP low and SELIQN high to direct data to the channel. Internal 110 Ω termination to SELIQN.
9	D15N	Complementary LVDS Data Bit 15 (MSB). Internal 110Ω termination to D15P.
10	D15P	LVDS Data Bit 15 (MSB). Internal 110 Ω termination to D15N.
11	D14N	Complementary LVDS Data Bit 14. Internal 110Ω termination to D14P.
12	D14P	LVDS Data Bit 14. Internal 110 Ω termination to D14N.
13	D13N	Complementary LVDS Data Bit 13. Internal 110Ω termination to D13P.
14	D13P	LVDS Data Bit 13. Internal 110 Ω termination to D13N.
15	D12N	Complementary LVDS Data Bit 12. Internal 110Ω termination to D12P.
16	D12P	LVDS Data Bit 12. Internal 110Ω termination to D12N.
17	D11N	Complementary LVDS Data Bit 11. Internal 110Ω termination to D11P.
18	D11P	LVDS Data Bit 11. Internal 110Ω termination to D11N.
19	D10N	Complementary LVDS Data Bit 10. Internal 110Ω termination to D10P.
20	D10P	LVDS Data Bit 10. Internal 110Ω termination to D10N.
22	D9N	Complementary LVDS Data Bit 9. Internal 110Ω termination to D9P.
23	D9P	LVDS Data Bit 9. Internal 110 Ω termination to D9N.
24	D8N	Complementary LVDS Data Bit 8. Internal 110Ω termination to D8P.
25	D8P	LVDS Data Bit 8. Internal 110 Ω termination to D8N.
26	D7N	Complementary LVDS Data Bit 7. Internal 110Ω termination to D7P.
27	D7P	LVDS Data Bit 7. Internal 110 Ω termination to D7N.
28	D6N	Complementary LVDS Data Bit 6. Internal 110Ω termination to D6P.
29	D6P	LVDS Data Bit 6. Internal 110 Ω termination to D6N.
31	D5N	Complementary LVDS Data Bit 5. Internal 110Ω termination to D5P.
32	D5P	LVDS Data Bit 5. Internal 110 Ω termination to D5N.
33	D4N	Complementary LVDS Data Bit 4. Internal 110Ω termination to D4P.
34	D4P	LVDS Data Bit 4. Internal 110 Ω termination to D4N.


M/X/W

_Pin Description (continued)

PIN	NAME	FUNCTION
35	D3N	Complementary LVDS Data Bit 3. Internal 110Ω termination to D3P.
36	D3P	LVDS Data Bit 3. Internal 110 Ω termination to D3N.
38	D2N	Complementary LVDS Data Bit 2. Internal 110Ω termination to D2P.
39	D2P	LVDS Data Bit 2. Internal 110 Ω termination to D2N.
40	D1N	Complementary LVDS Data Bit 1. Internal 110Ω termination to D1P.
41	D1P	LVDS Data Bit 1. Internal 110 Ω termination to D1N.
42	DON	Complementary LVDS Data Bit 0 (LSB). Internal 110Ω termination to D0P.
43	D0P	LVDS Data Bit 0 (LSB). Internal 110Ω termination to D0N.
44	DV _{DD3.3}	I/O Power Supply. Accepts a 3.0V to 3.6V supply range. Bypass with a 0.1 μ F capacitor as close to the pin as possible.
45	DOUT	Serial-Port Data Output
46	DIN	Serial-Port Data Input
47	SCLK	Serial-Port Clock Input. Data on DIN is latched on the rising edge of SCLK.
48	CS	Serial-Port Interface Select. Drive \overline{CS} low to enable serial-port interface.
49	RESET	Reset Input. Hold RESET low during power-up.
50	REFIO	Reference Input/Output. Bypass to ground with a 1µF capacitor as close to the pin as possible.
51	DACREF	Current-Set Resistor Return Path. For a 20mA full-scale output current, use a 1.25V external reference and connect a $2k\Omega$ resistor between FSADJ and DACREF. Internally connected to GND. DO NOT USE AS AN EXTERNAL GROUND CONNECTION.
52	FSADJ	Full-Scale Adjust Input. For a 20mA full-scale output current, use a 1.25V external reference and connect a $2k\Omega$ resistor between FSADJ and DACREF.
53, 67	AV _{DD1.8}	Low Analog Power Supply. Accepts a 1.71V to 1.89V supply range. Bypass each pin to GND with a 0.1µF capacitor as close to the pin as possible.
54, 56, 59, 61, 64, 66	GND	Ground
55, 60, 65	AV _{DD3.3}	Analog Power Supply. Accepts a 3.135V to 3.465V supply range. Bypass each pin to GND with a 0.1μ F capacitor as close to the pin as possible.
57	OUTQN	Inverting Differential DAC Current Output for Q Channel
58	OUTQP	Noninverting Differential DAC Current Output for Q Channel
62	OUTIN	Inverting Differential DAC Current Output for I Channel
63	OUTIP	Noninverting Differential DAC Current Output for I Channel
68	AV _{CLK}	Clock Power Supply. Accepts a 3.135V to 3.465V supply range. Bypass to ground with a $0.1\mu F$ capacitor as close to the pin as possible.
EP	GND	Exposed Paddle. Must be connected to GND through a low-impedance path.

MAX5898





Detailed Description

The MAX5898 dual, 500Msps, high-speed, 16-bit, current-output DAC provides superior performance in communication systems requiring low-distortion analog-signal reconstruction. The MAX5898 combines two DAC cores with 8x/4x/2x programmable digital interpolation filters, a digital quadrature modulator, an SPI-compatible serial interface for programming the device, and an on-chip 1.2V reference. Individual DAC channel gain and offset adjustments are available to compensate for downstream signal-path imbalances. The full-scale output current range is adjustable from 2mA to 20mA to optimize power dissipation and gain control.

Each channel contains three selectable interpolating filters making the MAX5898 capable of 2x, 4x, 8x, or no interpolation, which allows for low input data rates and high DAC update rates. When operating in 8x interpolation mode, the interpolator increases the DAC conversion rate by a factor of eight, providing an eight-fold increase in separation between the reconstructed waveform spectrum and its first image. The MAX5898 accepts either two's complement or offset binary input data format on a single interleaved LVDS input bus.

The MAX5898 includes modulation modes at f_{IM} / 2 and f_{IM} / 4, where f_{IM} is the data rate at the input of the modulator. If 2x interpolation is used, this data rate is 2x the input data rate. If 4x or 8x interpolation is used, this data rate is 4x the input data rate. Table 1 summarizes the modulator operating data rates.

The power-down modes can be used to turn off each DAC's output current or the entire digital section. Programming both DACs into power-down simultaneously powers down the digital interpolation filters. Note that the SPI section is always active.

The analog and digital sections of the MAX5898 have separate power-supply inputs (AV_{DD3.3}, AV_{DD1.8},

AV_{CLK}, DV_{DD3.3}, and DV_{DD1.8}), which minimize noise coupling from one supply to the other. AV_{DD1.8} and DV_{DD1.8} operate from a typical 1.8V supply, and all other supply inputs operate from a typical 3.3V supply.

Serial Interface

The SPI-compatible serial interface programs the MAX5898 registers. The serial interface consists of \overline{CS} , DIN, SCLK, and DOUT. Data is shifted into DIN on the rising edge of SCLK when \overline{CS} is low. When \overline{CS} is high, data presented at DIN is ignored and DOUT is in high-impedance mode. Note: \overline{CS} must transition high after each read/write operation. DOUT is the serial data output for reading registers to facilitate easy debugging during development. DIN and DOUT can be connected together to form a 3-wire serial interface bus or remain separate and form a 4-wire SPI bus.

The serial interface supports two-byte transfer in a communication cycle. The first byte is a control byte written to the MAX5898 only. The second byte is a data byte and can be written to or read from the MAX5898. When writing to the MAX5898, data is shifted into DIN; data is shifted out of DOUT in a read operation. Bits 0 to 3 of the control byte are the address bits. These bits set the address of the register to be written to or read from. Bits 4 to 6 of the control byte must always be set to 0. Bit 7 is a read/write bit: 0 for write operation and 1 for read operation. The most significant bit (MSB) is shifted in first in default mode. If the serial port is set to LSB-first mode, both the control byte and data byte are shifted LSB first. Figures 1 and 2 show the SPI serial-interface operation in the default write and read mode, respectively. Figure 3 is a timing diagram for the SPI serial interface.

Table 1. Quadrature Modulator Operating Data Rates (f_{IM} is the Data Rate at the Input of the Modulator)

INTERPOLATION RATE	MODULATION MODE (fLO)	MODULATION FREQUENCY RELATIVE TO fDAC	MODULATION FREQUENCY RELATIVE TO fDATA
1x	f _{IM} / 2	fDAC / 2	fdata / 2
IX	f _{IM} / 4	f _{DAC} / 4	fdata / 4
2x	f _{IM} / 2	f _{DAC} / 2	fdata
2X	f _{IM} / 4	f _{DAC} / 4	fdata / 2
4x	f _{IM} / 2	f _{DAC} / 2	2 x f _{DATA}
4X	f _{IM} / 4	f _{DAC} / 4	fdata
8x	f _{IM} / 2	f _{DAC} / 4	2 x f _{DATA}
X0	f _{IM} / 4	f _{DAC} / 8	fdata




Figure 1. SPI Serial-Interface Write Cycle, MSB-First Mode

///XI//I




Figure 2. SPI Serial-Interface Read Cycle, MSB-First Mode




Figure 3. SPI Serial-Interface Timing Diagram

Programming Registers

Programming its registers with the SPI serial interface sets the MAX5898 operation modes. Table 2 shows all

of the registers. The following are descriptions of each register.

Table 2. MAX5898 Programmable Registers

ADD	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00h	Unused	0 = MSB first 1 = LSB first	Software Reset 0 = Normal 1 = Reset all registers	Interpolator Power-Down 0 = Normal 1 = Power-down	IDAC Power- Down 0 = Normal 1 = Power-down	QDAC Power- Down 0 = Normal 1 = Power-down	Unused	
01h			$\begin{array}{l} \mbox{Modulation Mode} \\ \mbox{(Bit 4, Bit 3)} \\ \mbox{00} = \mbox{Modulation c} \\ \mbox{01} = \mbox{f}_{IM} \ / \ 2 \\ \mbox{10} = \mbox{f}_{IM} \ / \ 4 \\ \mbox{11} = \mbox{f}_{IM} \ / \ 4 \end{array}$	Bit 4, Bit 3) 00 = Modulation off 01 = f _{IM} / 2 1 0 = f_{IM} / 4		Modulation Sign $0 = \mathbf{e}^{\mathbf{j}\omega}$ $1 = e^{+\mathbf{j}\omega}$	Unused	
02h	0 = Two's- complement input data Unused Unused 0 = Input data latched on rising clock edge 1 = Offset binary input data Unused Unused 0 = Input data latched on rising clock edge				0 = Data clock output disabled 1 = Data clock output enabled	Data Synchronizer Disable 0 = Enabled 1 = Disabled	Unused	
03h	Unused							
04h	8-Bit IDAC Fine-	Gain Adjustmen	t (see the <i>Gain Adju</i>	<i>ustment</i> section). Bit	7 is MSB and bit 0	is LSB. Default: 00h	ı	
05h	Unused					e-Gain Adjustment (s ISB and bit 0 is LSB.	,	ustment
06h		t IDAC Offset Adjustment (see the <i>Offset Adjustment</i> section). Bits 7 to 0 of the 06h register are the MSB bits. Bit 1 and bit 0 are the LSB in the 07h register. Default: 000h						
07h	IDAC IOFFSET Direction 0 = Current on OUTIN 1 = Current on OUTIP	Unused					IDAC Offset Adjustment Bit 1 (see the 06h register)	IDAC Offset Adjustment Bit 0 (see the 06h register)
08h	8-Bit QDAC Fine	-Gain Adjustme	nt (see the Gain Ad	<i>justment</i> section). B	it 7 is MSB and bit () is LSB. Default: 00)h	
	h Unused 4-Bit QDAC Coarse-Gain Adjustment (see the <i>Gain Adjust</i> section). Bit 3 is MSB and bit 0 is LSB. Default: Fh						diustment	
09h	Unused						Default: Fh	
09h 0Ah		,	· · · ·	<i>istment</i> section). Bits	section). Bit 3 is N			-
	10-Bit QDAC Off	,	· · · ·	<i>ustment</i> section). Bit	section). Bit 3 is N	ISB and bit 0 is LSB		-
0Ah	10-Bit QDAC Off LSB bits in the 0 QDAC IOFFSET Direction 0 = Current on OUTQN 1 = Current on	Bh register. Def	ault: 000h	<i>ustment</i> section). Bit	section). Bit 3 is N	ISB and bit 0 is LSB	bits. Bit 1 and b QDAC Offset Adjustment Bit 1 (see the 0Ah	it 0 are the QDAC Offset Adjustment Bit 0 (see the 0Ah
0Ah 0Bh	10-Bit QDAC Off LSB bits in the 0 QDAC IOFFSET Direction 0 = Current on OUTQN 1 = Current on OUTQP	Bh register. Def Unused t write to these b	ault: 000h	<i>ustment</i> section). Bits	section). Bit 3 is N	ISB and bit 0 is LSB	bits. Bit 1 and b QDAC Offset Adjustment Bit 1 (see the 0Ah	it 0 are the QDAC Offset Adjustment Bit 0 (see the 0Ah

Conditions in **bold** are power-up defaults.

Address 00h

- Bit 6 Logic 0 (default) causes the serial port to use MSB first address/data format. When set to a logic 1, the serial port uses LSB first address/ data format.
- Bit 5 When set to a logic 1 (default = 0), all registers reset to their default state (this bit included).
- Bit 4 Logic 1 (default = 0) stops the clock to the digital interpolators. DAC outputs hold last value prior to interpolator power-down.
- Bit 3 IDAC power-down mode. A logic 1 (default = 0) to this bit shuts down the output current from the IDAC.
- Bit 2 QDAC power-down mode. A logic 1 (default = 0) to this bit shuts down the output current from the QDAC.

Note: If both bit 2 and bit 3 are 1, the MAX5898 is in full-power-down mode, leaving only the serial interface active.

Address 01h

- Bits 7, 6 Configure the interpolation filters according to the following:
 - 00 1x (no interpolation)
 - 01 2x
 - 10 4x
 - 11 8x (default)
- Bit 5 Logic 0 configures FIR3 as a lowpass digital filter (default). A logic 1 configures FIR3 as a highpass digital filter.
- Bits 4, 3 Configure the modulation frequency according to the following:
 - 00 No modulation
 - 01 f_{IM} / 2 modulation
 - 10 fIM / 4 modulation (default)
 - 11 fim / 4 modulation

where $f_{\mbox{IM}}$ is the data rate at the input of the modulator.

- Bit 2 Configures the modulation mode for either real or complex (image reject) modulation. Logic 1 sets the modulator to the real mode (default). Complex modulation is only available for f_{IM} / 4 modulation.
- Bit 1 Quadrature modulator sign inversion. With Ichannel data leading Q-channel data by 90°, logic 0 sets the complex modulation to be e^{-jw} (default), cancelling the upper image. A logic 1 sets the complex modulation to be e^{+jw}, cancelling the lower image.

Address 02h

- Bit 7 Logic 0 (default) configures the data port for two's complement. A logic 1 configures the data ports for offset binary.
- Bit 4 Logic 0 (default) sets the internal latches to latch the data on the rising edge of DATACLK. A logic 1 sets the internal latches to latch the data on the falling edge of DATACLK.
- Bit 3 Logic 0 (default) configures the DATACLK pin (pin 4 or pin 5) to be an input. A logic 1 configures the DATACLK pin to be an output.
- Bit 2 Logic 0 (default) enables the data synchronizer circuitry. A logic 1 disables the data synchronizer circuitry.

Address 04h

Bits 7–0 These 8 bits define the binary number for fine-gain adjustment of the IDAC full-scale current (see the *Gain Adjustment* section). Bit 7 is the MSB. Default is all zeros.

Address 05h

Bits 3–0 These four bits define the binary number for the coarse-gain adjustment of the IDAC fullscale current (see the *Gain Adjustment* section). Bit 3 is the MSB. Default is all ones.

Address 06h, Bits 7–0; Address 07h, Bit 1 and Bit 0

These 10 bits represent a binary number that defines the magnitude of the offset added to the IDAC output (see the *Offset Adjustment* section). Default is all zeros.

Address 07h

Bit 7 Logic 0 (default) adds the 10 bits offset current to OUTIN. A logic 1 adds the 10 bits offset current to OUTIP.

Address 08h

Bits 7–0 These 8 bits define the binary number for fine-gain adjustment of the QDAC full-scale current (see the *Gain Adjustment* section). Bit 7 is the MSB. Default is all zeros.

Address 09h

Bits 3–0 These four bits define the binary number for the coarse-gain adjustment of the QDAC fullscale current (see the *Gain Adjustment* section). Bit 3 is the MSB. Default is all ones.

Address 0Ah, Bits 7-0; Address 0Bh, Bit 1 and Bit 0

These 10 bits represent a binary number that defines the magnitude of the offset added to the QDAC output (see the *Offset Adjustment* section). Default is all zeros.

Address 0Bh

Bit 7 Logic 0 (default) adds the 10 bits offset to OUTQN. A logic 1 adds the 10 bits offset to OUTQP.

Offset Adjustment

Offset adjustment is achieved by adding a digital code to the DAC inputs. The code OFFSET (see equation below), as stored in the relevant control registers, has a range from 0 to 1023 and a sign bit. The applied DAC offset is four times the code stored in the register, providing an offset adjustment range of \pm 4092 LSB codes. The resolution is 4 LSB.

$$I_{OFFSET} = \frac{4 \times OFFSET}{2^{16}} \times I_{OUTFS}$$

Gain Trim

Gain adjustment is peformed by varying the full-scale current according to the following formula:

$$I_{OUTFS} = \left[\left(\frac{3 \times I_{REF}}{4} \right) \left(\frac{COARSE + 1}{16} \right) - \left(\frac{3 \times I_{REF}}{32} \right) \left(\frac{FINE}{256} \right) \right] \left(\frac{1024}{24} \right)$$

where I_{REF} is the reference current (see the *Reference Input/Output* section). COARSE is the register content of registers 05h and 09h for the I and Q channel, respectively. FINE is the register content of register 04h and 08h for the I and Q channel, respectively. The range of COARSE is from 0 to 15, with 15 being the

default. The range for FINE is from 0 to 255 with 0 being the default. The gain can be adjusted in steps of approximately 0.01dB.

Data Input Port

The MAX5898 captures input data on a single LVDS port (D15P/N–D0P/N). The channel for the input data is determined through the state of SELIQP/SELIQN. When SELIQP is set to logic-high and SELIQN is set to logic-low the input data is presented to the I channel. Setting SELIQP to logic-low and SELIQN to logic-high presents the input data to the Q channel.

The MAX5898 control registers can be programmed to allow either signed or unsigned binary format (bit 7, address 02h) data. Table 3 shows the corresponding DAC output levels when using signed or unsigned data modes.

Table 3. DAC Output Code Table

DIGITAL IN				
OFFSET BINARY (UNSIGNED)	TWO'S COMPLEMENT (SIGNED)	OUT_P	OUT_N	
0000 0000 0000 0000	1000 0000 0000 0000	0	IOUTFS	
0111 1111 1111 1111	0000 0000 0000 0000	I _{OUTFS} / 2	IOUTFS / 2	
1111 1111 1111 1111	0111 1111 1111 1111	IOUTFS	0	

Data Synchronization Modes

Data synchronization circuitry is provided to allow operation with an input data clock. The data clock must be frequency locked to the DAC clock (fDAC), but can have arbitrary phase with respect to the DAC clock. The synchronization circuitry allows for phase jitter on the input data clock of up to ± 1 data clock cycles. Synchronization is initially established when the reset pin is asynchronously deasserted and the input data clock has been running for at least four clock cycles. Subsequently, the MAX5898 monitors the phase relationship and detects if the phase drifts more than ± 1 data clock cycle. If this occurs, the synchronizer automatically re-establishes synchronization. However, during the resynchronization phase, up to 8 data words may be lost or repeated.

Bit 2 of register 02h disables or enables (default) the automatic data clock phase detection. Disabling the data synchronization circuitry requires the data clock and the DAC clock phase to be locked.

DATACLK Modes

The MAX5898 employs a differential LVDS DATACLK located at pins 4 and 5. The DATACLK can be configured as either an input or as an output (bit 3, address 02h). If DATACLK is configured as an output, it is frequency-divided from the CLKP/CLKN input, depending on the operating mode, see Table 4.

The MAX5898 can be configured to latch the input data on either the rising edge or falling edge of the DATACLK signal (bit 4, address 02h). Figure 4 shows the timing requirements between the DATACLK signal and the input data bus with latching on the rising edge.

Table 4. Clock Frequency Ratios inVarious Modes

INTERPOLATION RATE	fdata:fclk	fdac:fclk
1x	1:1	1:2
2x	1:1	1:1
4x	1:2	1:1
8x	1:4	1:1




Figure 4. Data-Input Timing Diagram

Interpolating Filter

The MAX5898 features three cascaded FIR half-band filters. The interpolating filters are enabled or disabled in combinations to support 1x (no interpolation), 2x, 4x, or 8x interpolation. Bits 7 and 6 of register 01h set the interpolation rate (see Table 2). The last interpolation fil-

ter is located after the modulator. In the 8x interpolation mode, the last filter (FIR3) can be configured as low-pass or highpass (bit 5, address 01h) to select the lower or upper sideband from the modulation output. The frequency responses of these three filters are plotted in Figures 5–8.




Figure 5. Interpolation Filter Frequency Response, 2x Interpolation Mode




Figure 7. Interpolation Filter Frequency Response, 8x Interpolation Mode (FIR3 Lowpass Mode)




Figure 6. Interpolation Filter Frequency Response, 4x Interpolation Mode




Figure 8. Interpolation Filter Frequency Response, 8x Interpolation Mode (FIR3 Highpass Mode)



The programmable interpolation filters multiply the MAX5898 input data rate by a factor of 2x, 4x, or 8x to separate the reconstructed waveform spectrum and the DAC image. The original spectral images, appearing at around multiples of the input data rate, are attenuated by the internal digital filters. This feature provides three benefits:

- 1) Image separation reduces complexity of analog reconstruction filters.
- 2) Lower input data rates eliminate board-level highspeed data transmission.
- 3) Sin(x)/x rolloff is reduced over the effective bandwidth.

Figure 9 illustrates a practical example of the benefits when using the MAX5898 in 2x, 4x, and 8x interpolation modes with the third filter configured as a lowpass filter. With no interpolation filter, the first image signal appears in the second Nyquist zone between $f_S / 2$ and f_S . The first interpolating filter removes this image. In fact, all of the

MIXIM




Figure 9. Spectral Representation of Interpolating Filter Responses (Output Frequencies are Relative to the Data Input Frequency, fs)

images at odd numbers of f_S are filtered. At the output of the first filter, the images are at $2f_S$, $4f_S$, etc. This signal is then passed to the second interpolating filter, which is similar to the first filter and removes the images at $2f_S$, $6f_S$,

10fs, etc. Finally, the third filter removes images at 4fs, 12fs, 20fs, etc. Figures 10, 11, and 12 similarly illustrate the spectral responses when using the interpolating filters combined with the digital modulator.






Figure 10. Spectral Representation of 4x Interpolation Filter with f_{IM} / 4 Modulation (Output Frequencies are Relative to the Data Input Frequency, f_S)



are Relative to the Data Input Frequency, fs)

///XI/M

22



are Relative to the Data Input Frequency, fs)

Digital Modulator

The MAX5898 features digital modulation at frequencies of f_{IM} / 2 and f_{IM} / 4, where f_{IM} is the data rate at the input to the modulator. f_{IM} equals f_{DAC} in 1x, 2x, and 4x interpolation modes. In 8x interpolation mode, f_{IM} equals f_{DAC} / 2. The output rate of the modulator is always the same as the input data rate to the modulator, f_{IM}.

In complex modulation mode, data from the second interpolation filter is frequency-mixed with the on-chip in-phase and quadrature (I/Q) local oscillator (LO). Complex modulation provides the benefit of image sideband rejection.

In the $f_{LO} = f_{IM} / 4$ mode, real or complex modulation can be used. The modulator multiplies successive input data samples by the sequence [1, 0, -1, 0] for a cos(ω t). The modulator modulates the input signal up to $f_{IM} / 4$, creating upper and lower images around $f_{IM} / 4$. The quadrature LO sin(ω t) is realized by delaying the cos(ω t) sequence by one clock cycle. Using complex modulation, complex IF is generated. The complex IF combined with an external quadrature modulator provides image rejection. The sign of the LO can be changed to allow the user to select whether the upper or the lower image should be rejected (bit 1 of register 01h).

When f_{IM} / 2 is chosen as the LO frequency, the input signal is multiplied by [-1, 1] on both channels. This produces images around f_{IM} / 2. The complex image-reject modulation mode is not available for this LO frequency.

The outputs of the modulator can be expressed as:

$$\begin{split} I_{OD}(t) = I_{ID}(t) \times \cos(\omega t) - Q_{ID}(t) \times \sin(\omega t) \\ Q_{OD}(t) = I_{ID}(t) \times \sin(\omega t) + Q_{ID}(t) \times \cos(\omega t) \end{split}$$

in complex modulation, e+jwt

$$\begin{aligned} &\mathsf{Q}_{\mathsf{OD}}(t) = \mathsf{I}_{\mathsf{ID}}(t) \times \cos(\omega t) + \mathsf{Q}_{\mathsf{ID}}(t) \times \sin(\omega t) \\ &\mathsf{Q}_{\mathsf{OD}}(t) = \mathsf{I}_{\mathsf{ID}}(t) \times \sin(\omega t) + \mathsf{Q}_{\mathsf{ID}}(t) \times \cos(\omega t) \end{aligned}$$

in complex modulation, e-jwt

For real modulation, the outputs of the modulator can be expressed as:

$$I_{OD}(t) = I_{ID}(t) \times \cos(\omega t)$$
$$Q_{OD}(t) = Q_{ID}(t) \times \cos(\omega t)$$

where $\omega = 2 \times \pi \times f_{LO}$.

If more than one MAX5898 is used, their LO phases can be synchronized by simultaneously releasing RESET. This sets the MAX5898 to its predefined initial phase.

Device Reset

The MAX5898 can be reset by holding the RESET pin low for 10ns. This will program the control registers to their default values in Table 2. During power-on, RESET must be held low until all power supplies have stabilized. Alternately, programming bit 5 of address 00h to a logic-high also resets the MAX5898.




Figure 13. (a) Modulator in Complex Modulation Mode; (b) Modulator in Real Modulation Mode

Power-Down Mode

The MAX5898 features three power-saving modes. Each DAC can be individually powered down through bits 2 and 3 of address 00h. The interpolation filters can also be powered down through bit 4 of address 00h, preserving the output level of each DAC (the DACs remain powered). Powering down both DACs automatically puts the MAX5898 into full power-down, including the interpolation filters.

Applications Information

Frequency Planning

System designers need to take the DAC into account during frequency-planning for high-performance applications. Proper frequency planning can ensure that optimal system performance is achieved. The MAX5898 is designed to deliver excellent dynamic performance across wide bandwidths, as required for communication systems. As with all DACs, some combinations of output frequency and update rate produce better performance than others.

Harmonics are often folded down into the band of interest. Specifically, if the DAC outputs a frequency close to f_S / N, the Mth harmonic of the output signal will be aliased down to:

$$f = f_S - M \times f_{OUT} = f_S \left[\frac{N - M}{N} \right]$$

Thus, if N \approx (M + 1), the Mth harmonic will be close to the output frequency. SFDR performance of a currentsteering DAC is often dominated by 3rd-order harmonic distortion. If this is a concern, placing the output signal at a frequency other than fs / 4 should be considered.

Common to interpolating DACs are images near the divided clocks. In a DAC configured for 4x interpolation, this applies to images around fs / 4 and fs / 2. In a DAC configured for 8x interpolation, this applies to images around fs / 8, fs / 4, and fs / 2. Most of these images are not part of the in-band (0 to fDATA / 2) SFDR specification, though they are a consideration for out-of-band (fDATA / 2 to fDAC / 2) SFDR and may depend on the relationship of the DATACLK to DAC update clock (see the *Data Clock* section). When specifying the output reconstruction filter for other than baseband signals, these images should not be ignored.

Data Clock

The MAX5898 features synchronizers that allow for arbitrary phase alignment between DATACLK and CLKP/CLKN. The DATACLK causes internal switching in the MAX5898 and the phase between DATACLK (input mode) to CLKP/CLKN influences the images at DATACLK. Figure 14 shows the image level near DATACLK as a function of the DATACLK (input mode) to CLKP/CLKN phase at 500Msps, 4x interpolation for a 10MHz, -6dBFS output signal.




Figure 14. Effect of CLKP/CLKN to DATACLK Phase on fs / 4 Images

Clock Interface

The MAX5898 features a flexible differential clock input (CLKP, CLKN) with a separate supply (AV_{CLK}) to achieve optimum jitter performance. Use an ultra-low jitter clock to achieve the required noise density. Clock jitter must be less than 0.5ps_{RMS} to meet the specified noise density. For that reason, the CLKP/CLKN input source must be designed carefully. The differential clock (CLKN and CLKP) input can be driven from a single-ended or a differential clock source. Differential clock drive is required to achieve the best dynamic performance from the DAC. For single-ended operation, drive CLKP with a low noise source and bypass CLKN to GND with a 0.1μ F capacitor.

The CLKP and CLKN pins are internally biased to AV_CLK / 2. This allows the user to AC-couple clock





sources directly to the device without external resistors to define the DC level. The input resistance of CLKP and CLKN is 5k $\!\Omega.$

A convenient way to apply a differential signal is with a balun transformer as shown in Figure 15. Alternatively, these inputs may be driven from a CMOS-compatible clock source, however it is recommended to use sine-




Figure 15. Single-Ended-to-Differential Clock Conversion Using a Balun Transformer

wave or AC-coupled differential ECL/PECL drive for best dynamic performance.

Output Interface (OUTI, OUTQ)

The MAX5898 outputs complementary currents (OUTIP, OUTIN, OUTQP, and OUTQN) that can be utilized in a differential configuration. Load resistors convert these two output currents into a differential output voltage.

The differential output between OUTIP (OUTQP) and OUTIN (OUTQN) can be converted to a single-ended output using a transformer or a differential amplifier. Figure 16 shows a typical transformer-based application circuit for generation of IF output signals. In this configuration, the MAX5898 operates in differential mode, which reduces even-order harmonics, and increases the available output power. Pay close attention to the transformer core saturation characteristics when selecting a transformer. Transformer core saturation can introduce strong second harmonic distortion, especially at low output frequencies and high signal amplitudes. It is recommended to connect the transformer center tap to ground.




Figure 16. Differential-to-Single-Ended Conversion Using Wideband RF Transformers

If a transformer is not used, the outputs must have a resistive termination to ground. Figure 17 shows the MAX5898 output configured for differential DC-coupled mode. The DC-coupled configuration can be used to eliminate waveform distortion due to highpass filter effects. Applications include communication systems employing analog quadrature upconverters and requiring a high-speed DAC for baseband I/Q synthesis.

If a single-ended DC-coupled unipolar output is desirable, OUTIP (OUTQP) should be selected as the output, and connect OUTIN (OUTQN) to ground. Using the MAX5898 output single-ended is not recommended because it introduces additional noise and distortion.

The distortion performance of the DAC also depends on the load impedance. The MAX5898 is optimized for a 50 Ω double termination. It can be used with a transformer output as shown in Figure 16 or just one 25 Ω resistor from each output to ground and one 50 Ω resistor between the outputs (Figure 17). Higher output termination resistors can be used, as long as each output voltage does not exceed +1V with respect to GND, but at the cost of degraded distortion performance and increased output noise voltage.




Figure 17. DC-Coupled Differential Output Configuration

M/IXI/M

Reference Input/Output

The MAX5898 supports operation with the on-chip 1.2V bandgap reference or an external reference voltage source. REFIO serves as the input for an external, low-impedance reference source, and as the output if the DAC is operating with the internal reference.

For stable operation with the internal reference, REFIO should be decoupled to GND with a $1\mu F$ capacitor.

REFIO must be buffered with an external amplifier, if heavy loading is required, due to its $10k\Omega$ output resistance.

Alternatively, apply a temperature-stable external reference to REFIO (Figure 18). The internal reference is overdriven by the external reference. For improved accuracy and drift performance, choose a fixed output voltage reference such as the MAX6520 bandgap reference.

The MAX5898's reference circuit (Figure 19) employs a control amplifier, designed to regulate the full-scale current I_{OUT} for the differential current outputs of the DAC. The output current can be calculated as:


IOUTFS = 32 x IREF x 65,535 / 65,536

where IREF is the reference output current (IREF = VREFIO / RSET) and IOUTFS is the full-scale output current of the DAC. Located between FSADJ and DACREF, RSET is the reference resistor, which determines the amplifier's output current for the DAC. See Table 5 for a matrix of different IOUTFS and RSET selections.

Power Supplies, Bypassing, Decoupling, and Layout

Grounding and power-supply decoupling strongly influence the MAX5898 performance. Unwanted digital crosstalk can couple through the input, reference, power-supply, and ground connections, which can affect dynamic specifications like signal-to-noise ratio or spurious-free dynamic range. In addition, electromagnetic interference (EMI) can either couple into or be generated by the MAX5898. Observe the grounding and power-supply decoupling guidelines for highspeed, high-frequency applications. Follow the powersupply and filter configuration guidelines to achieve optimum dynamic performance.

Using a multilayer printed-circuit board (PCB) with separate ground and power-supply planes, run high-speed signals on lines directly above the ground plane. Since the MAX5898 has separate analog and digital sections, the PCB should include separate analog and digital






Figure 18. Typical External Reference Circuit

Figure 19. Internal Reference Architecture

Table 5. IOUTES and RSET Selection Matrix Based on a Typical 1.20V Reference Voltage

FULL-SCALE CURRENT	REFERENCE CURRENT	RSET	(k Ω)	OUTPUT VOLTAGE VIOUTP/N* (mVp-p)	
IOUTFS (mA)	I _{REF} (μA)) CALCULATED 1% EIA ST			
2	62.50	19.2	19.1	100	
5	156.26	7.68	7.5	250	
10	312.50	3.84	3.83	500	
15	468.75	2.56	2.55	750	
20	625.00	1.92	1.91	1000	

*Terminated into a 50 Ω load.

ground sections with only one point connecting the three planes at the exposed paddle under the MAX5898. Run digital signals above the digital ground plane and analog/clock signals above the analog/clock ground plane. Keep digital signals as far away from sensitive analog inputs, reference lines, and clock inputs as practical. Use a symmetric design of clock input and the analog output lines to minimize 2nd-order harmonic distortion components, thus optimizing the dynamic performance of the DAC. Keep digital signal paths short and run lengths matched to avoid propagation delay and data skew mismatches.

The MAX5898 requires five separate power-supply inputs for the analog (AV_{DD1.8} and AV_{DD3.3}), digital (DV_{DD1.8} and DV_{DD3.3}), and clock (AV_{CLK}) circuitry.

Decouple each voltage supply pin with a separate 0.1µF capacitor as close to the device as possible and with the shortest possible connection to the appropriate ground plane. Minimize the analog and digital load capacitances for optimized operation. Decouple all power-supply voltages at the point they enter the PCB with tantalum or electrolytic capacitors. Ferrite beads with additional decoupling capacitors forming a pi-network could also improve performance.

The exposed paddle MUST be soldered to the ground. Use multiple vias, an array of at least 4 x 4 vias, directly under the EP to provide a low thermal and electrical impedance path for the IC.

M/IXI/N

28

MAX5898

Downloaded from Elcodis.com electronic components distributor

Static Performance Parameter Definitions

Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from either a best-straight-line fit (closest approximation to the actual transfer curve) or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. For a DAC, the deviations are measured at every individual step.

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step height and the ideal value of 1 LSB. A DNL error specification greater than -1 LSB guarantees a monotonic transfer function.

Offset Error

The offset error is the difference between the ideal and the actual offset current. For a DAC, the offset point is the average value at the output for the two midscale digital input codes with respect to the full scale of the DAC. This error affects all codes by the same amount.

Gain Error

A gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

Dynamic Performance _Parameter Definitions

Settling Time

The settling time is the amount of time required from the start of a transition until the DAC output settles its new output value to within the specified accuracy.

Noise Spectral Density

The DAC output noise is the sum of the quantization noise and thermal noise. Noise spectral density is the noise power in a 1Hz bandwidth, specified in dBFS/Hz.

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog output (RMS value) to the RMS quantization error (residual error). The ideal, theoretical maximum SNR can be derived from the DAC's resolution (N bits):

$SNR_{dB} = 6.02_{dB} \times N + 1.76_{dB}$

However, noise sources such as thermal noise, reference noise, clock jitter, etc., affect the ideal reading. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first four harmonics, and the DC offset.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of the RMS amplitude of the carrier frequency (maximum signal components) to the RMS value of their next largest distortion component. SFDR is usually measured in dBc with respect to the carrier frequency amplitude or in dBFS with respect to the DAC's full-scale range. Depending on its test condition, SFDR is observed within a predefined window or to Nyquist.

Two-/Four-Tone Intermodulation Distortion (IMD)

The two-/four-tone IMD is the ratio expressed in dBc (or dBFS) of the worst 3rd-order (or higher) IMD products to any output tone.

Adjacent Channel Leakage Power Ratio (ACLR)

Commonly used in combination with WCDMA, ACLR reflects the leakage power ratio in dB between the measured powers within a channel relative to its adjacent channel. ACLR provides a quantifiable method of determining out-of-band spectral energy and its influence on an adjacent channel when a bandwidth-limited RF signal passes through a nonlinear device.



MAX5898 TOP VIEW
 A^{DD1}36
 A^{DD1}36

 A^{DD1}36
 A^{DD1}36

 A^{DD1}36
 A^{DD1}36

 A^{DD1}36
 A^{DD1}36

 A^{DD1}36
 A^{DD136}


 A^{DD136}
 A^{DD136}

 A^{DD136}
 A^{DD136}

 A^{DD136}
 A^{DD136}
 AVCLK 68 EXPOSED PADDLE 51 DACREF CLKP 50 REFIO CLKN 2 49 RESET N.C. 3 DATACLKP 48 CS 4 DATACLKN 47 SCLK DVDD1.8 46 DIN 6 SELIQN 45 DOUT SELIQP 44 DV_{DD3.3} 8 MAX5898 D15N 43 D0P 9 D15P 10 42 D0N 41 D1P D14N 11 D14P 12 40 D1N D13N 13 39 D2P D13P 14 38 D2N D12N 15 37 DV_{DD1.8} D12P 16 36 D3P 35 D3N D11N 17 18 19 20 21 22 23 24 29 30 31 32 33 34 26 27 28 25 D11P [D10P [D10P] D10P [D90] D90 [D70] D70 [D70 [D70] D70 [D70] D70 [D70 [D70] D70 [D70] D70 [D70 [D70] D70 [D70 [D70] D70 [D70 [D70 [D70] D70 [D70 [D70] D70 [D70 [D70] D70 [D7 QFN

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)





Package Information

С

21-0122

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)

S Y B B O	СОММО			NS N	^о т _е	1	I. DIE	THICKNESS ALLOWABLE IS .012 INCHES MAXIMUM.
L	MIN.	NOM.	MA		E	2	2. DIME	NSIONING & TOLERANCES CONFORM TO ASME Y14.5M 1994.
A	-	0.90	1.0				🖄 n is	THE NUMBER OF TERMINALS.
A1	0.00	0.01	0.0	-	1			S THE NUMBER OF TERMINALS IN X-DIRECTION &
b	0.18	0.23	0.3	0	4			S THE NUMBER OF TERMINALS IN Y-DIRECTION.
D		10.00 BS				7		NSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
D1		9.75 BS	С					AND 0.25mm FROM TERMINAL TIP.
e		0.50 BS	<u>с</u>			Z		PIN #1 IDENTIFIER MUST BE LOCATED ON THE TOP SURFACE OF
E 10.00 BSC							PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE	
E1		9.75 BS	С					PACKAGE BODY. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST
L	0.50	0.60	0.6	5				OCATED WITHIN ZONE INDICATED.
Ν		68			3			T SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
Nd		17			3	1	• • • • • • • • • • • • • • • • • • • •	DIMENSIONS ARE IN MILLIMETERS.
Ne		17			3	Å		(AGE WARPAGE MAX 0.10mm. JES TO EXPOSED SURFACE OF PADS AND TERMINALS
θ	0		12*			4		JES IN EAFOSED SURFACE OF FADS AND TERMINALS
Р	0	0.42	0.6	60		1		IS JEDEC MD-220.
	Ε>	(POSEI) PA[) VAF	RIATIC)NS E2		
PK	G CODE	MIN	NDM	MAX	MIN	NDM	MAX	
Ge	5800-2	7.55	7.70	7.85	7.55	7.70	7.85	
Ge	5800-4	5.65	5.80	5.95	5.65	5.80	5.95	

Revision History

Pages changed at Rev 1: 1, 2, 4, 5, 27, 28, 31

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

32

____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.