TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC74HC646AP


#### Octal Bus Transceiver/Register (3-state)

The TC74HC646A is high speed CMOS OCTAL BUS TRANSCEIVER/REGISTERs fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

When the direction input (DIR) is held high, the A1 thru A8 become inputs and the B1 thru B8 become outputs. When the DIR input is held low, the A1 thru A8 become output and the B1 thru B8 become inputs.



Weight: 1.50 g (typ.)

The enable input  $\overline{G}$  is held high, both the A Bus and B Bus become high impedance.

The select inputs (SAB, SBA) can muiltiplex stored and real-time (transparent mode) data.


Data on the A Bus or B Bus can be clocked into the registers on the positive going transition of either CAB or CBA clock inputs, respectively.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

#### Features (Note 1) (Note 2)


- High speed:  $f_{max} = 73 \text{ MHz (typ.)}$  at  $V_{CC} = 5 \text{ V}$
- Low power dissipation:  $ICC = 4 \mu A \text{ (max)}$  at  $Ta = 25^{\circ}C$
- High noise immunity: VNIH = VNIL = 28% VCC (min)
- Output drive capability: 15 LSTTL loads
- Symmetrical output impedance: |IOH| = IOL = 6 mA (min)
- Balanced propagation delays:  $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: VCC (opr) = 2 to 6 V
- Pin and function compatible with 74LS646
  - Note 1: Do not apply a signal to any bus terminal when it is in the out put mode. Damage may result.
  - Note 2: All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors.

#### Pin Assignment



1 2007-10-01

# **IEC Logic Symbol**



### **Truth Table**

G	DIR	CAB	СВА	SAB	SBA	А	В	Function
	×	X (Note)	X (Note)	Х	Х	Inputs Z	Inputs Z	The output functions of A and B busses are disabled.
Н		(Note)	(Note)					
				X	Х	X	Х	Both A and B busses are used as inputs to the internal flip-flops. Data on the bus will be stored on the rising edge of the clock.
			.,			Inputs	Outputs	
		Х	Х	L	Х	L	L	The data on the A bus are displayed on the B bus.
			(Note)			Н	Н	. ,
	Н		X (Note)	L	х	L	L	The data on the A bus are displayed on the B bus,
L						Н	Н	and are stored into the A storage flip-flops on the rising edge of CAB.
		Х	X (Note)	Н	Х	Х	Qn	The data in the A storage flip-flops are displayed on the B bus.
		X (Note	Х		х	L	L	The data on the A bus are stored into the A
			(Note)	Н		Н	Н	storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B bus.
			X X (Note) (Note)		L	Outputs	Inputs	
				Х		L	L	The data on the B bus are displayed on the A bus.
						Н	Н	
		Х				L	L	The data on the B bus are displayed on the A bus,
L	L	(Note)		Х	L	Н	Н	and are stored into the B storage flip-flops on the rising edge of CBA.
			Х					The data in the B storage flip-flops are displayed
			(Note)	Х	Н	Qn	Х	on the A bus.
		Х				L	L	The data on the B bus are stored into the B
		(Note)		Х	Н	Н	Н	storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A bus.


X: Don't care

Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.


Z: High impedance

Note: The clocks are not internally gated with either  $\overline{G}$  or DIR. Therefore, data on the A and/or B busses may be clocked into the storage flip-flops at any time.

# **Timing Chart**



# **System Diagram**



3 2007-10-01

TC74HC646AP

## **Absolute Maximum Ratings (Note 1)**

Characteristics	Symbol	Rating	Unit
Supply voltage range	V <sub>CC</sub>	-0.5 to 7	V
DC input voltage	V <sub>IN</sub>	$-0.5$ to $V_{CC}$ + $0.5$	V
DC output voltage	V <sub>OUT</sub>	$-0.5$ to $V_{CC}+0.5$	V
Input diode current	I <sub>IK</sub>	±20	mA
Output diode current	lok	±20	mA
DC output current	lout	±35	mA
DC V <sub>CC</sub> /ground current	Icc	±75	mA
Power dissipation	PD	500 (Note 2)	mW
Storage temperature	T <sub>stg</sub>	−65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65°C. From Ta = 65 to 85°C a derating factor of -10 mW/°C shall be applied until 300 mW.

## **Operating Ranges (Note)**

Characteristics	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	2 to 6	V
Input voltage	V <sub>IN</sub>	0 to V <sub>CC</sub>	٧
Output voltage	V <sub>OUT</sub>	0 to V <sub>CC</sub>	V
Operating temperature	T <sub>opr</sub>	−40 to 85	°C
		0 to 1000 (V <sub>CC</sub> = 2.0 V)	
Input rise and fall time	t <sub>r</sub> , t <sub>f</sub>	0 to 500 (V <sub>CC</sub> = 4.5 V)	ns
		0 to 400 (V <sub>CC</sub> = 6.0 V)	

Note: The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.

4

# **Electrical Characteristics**

## **DC Characteristics**

Characteristics	Symbol				Ta = 25°C			Ta = - 85	Unit	
Characteristics	Symbol			V <sub>CC</sub> (V)	Min	Тур.	Max	Min	Max	Offic
		_		2.0	1.50	_	_	1.50	_	
High-level input voltage	$V_{IH}$			4.5	3.15	_	_	3.15	_	V
3.				6.0	4.20	—	_	4.20	_	
				2.0	_	_	0.50	_	0.50	
Low-level input voltage	$V_{IL}$		_	4.5	_	_	1.35		1.35	V
Ŭ				6.0	_	—	1.80		1.80	
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		2.0	1.9	2.0	_	1.9	_	
	V <sub>OH</sub>		$I_{OH} = -20 \mu A$	4.5	4.4	4.5	_	4.4	_	V
High-level output voltage				6.0	5.9	6.0	_	5.9	_	
Ü			$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	_	4.13	_	
			$I_{OH} = -7.8 \text{ mA}$	6.0	5.68	5.80	_	5.63	_	
		V <sub>IN</sub> = V <sub>IH</sub> or		2.0	_	0.0	0.1	_	0.1	
			$I_{OL} = 20 \ \mu A$	4.5	_	0.0	0.1	_	0.1	
Low-level output voltage	V <sub>OL</sub>			6.0	_	0.0	0.1	_	0.1	V
Ŭ		$V_{IL}$	$I_{OL} = 6 \text{ mA}$	4.5	_	0.17	0.26	_	0.33	
			$I_{OL} = 7.8 \text{ mA}$	6.0		0.18	0.26	—	0.33	
3-state output off-state current	I <sub>OZ</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND		6.0	_	_	±0.5	_	±5.0	μА
Input leakage current	liN	V <sub>IN</sub> = V <sub>CC</sub> or GND		6.0	_		±0.1	_	±1.0	μА
Quiescent supply current	Icc	$V_{IN} = V_{C}$	<sub>C</sub> or GND	6.0	_	_	4.0	_	40.0	μΑ

# Timing Requirements (input: $t_r = t_f = 6$ ns)

Characteristics	Symbol	Test Condition	Test Condition				Unit	
			V <sub>CC</sub> (V)	Тур.	Limit	Limit		
Minimum nulco width	<b>t</b>		2.0	_	75	95		
Minimum pulse width	tW (H) tW (L)	_	4.5	_	15	19	ns	
(CK)			6.0	_	13	16		
	t <sub>s</sub>		2.0	_	50	65	ns	
Minimum set-up time		_	4.5	_	10	13		
			6.0	_	9	11		
			2.0	_	5	5		
Minimum hold time	th	_	4.5	_	5	5	ns	
			6.0	_	5	5		
			2.0	_	6	5		
Clock frequency	f	_	4.5	_	31	25	MHz	
			6.0		36	29		



## AC Characteristics (input: $t_r = t_f = 6$ ns)


		Test Condition	on		-	Ta = 25°0	)	Ta = - 85		
Characteristics	Symbol		CL (pF)	V <sub>CC</sub> (V)	Min	Тур.	Max	Min	Max	Unit
	t <sub>TLH</sub>		(F )	2.0	_	25	60	_	75	
Output transition time		_	50	4.5	_	7	12	_	15	ns
	t <sub>THL</sub>			6.0	_	6	10	_	13	
				2.0	_	74	150		190	
			50	4.5	_	21	30	_	38	
Propagation delay time	$t_{pLH}$	_		6.0	_	18	26	_	32	ns
(BUS-bus)	$t_pHL$			2.0	_	91	190	_	240	110
			150	4.5	_	26	38	_	48	
				6.0	_	22	32	_	41	
				2.0	_	98	210		265	
			50	4.5	_	28	42		53	
Propagation delay time	$t_{pLH}$			6.0	_	24	36	_	45	ns
(CAB, CBA-bus)	$t_{pHL}$	_		2.0	_	116	250	_	315	113
			150	4.5	_	33	50	_	63	
				6.0	_	28	43	—	54	
	t <sub>pLH</sub>			2.0	_	81	170	_	215	20
			50	4.5	_	23	34	_	43	
Propagation delay time				6.0	_	20	29	_	37	
(SAB, SBA-bus)	$t_{pHL}$	_		2.0	_	98	210	_	265	ns
,			150	4.5	_	28	42	_	53	
				6.0	_	24	36	_	45	
			50	2.0	_	84	175	_	220	
				4.5	_	24	35	_	44	
Output enable time	$t_{pZL}$	$R_L = 1 \text{ k}\Omega$		6.0	—	20	30		37	ns
( $\overline{G}$ , DIR-bus)	t <sub>pZH</sub>			2.0	_	102	215	_	270	115
			150	4.5	_	29	43	_	54	
				6.0	_	25	37	_	46	
Output disable time	+ : -			2.0	_	60	175	_	220	
Output disable time (G, DIR-bus)	t <sub>pLZ</sub>	$R_L = 1 \text{ k}\Omega$	50	4.5	_	23	35	_	44	ns
( G , DIK-DUS)	t <sub>pHZ</sub>			6.0	_	20	30	_	37	
				2.0	6	19		5	_	
Maximum clock frequency	f <sub>max</sub>	_	50	4.5	31	67	_	25	_	MHz
				6.0	36	79	_	29	_	
Input capacitance	C <sub>IN</sub>	_			_	5	10	_	10	pF
Output capacitance	C <sub>I/O</sub>	_			_	13	_	_	_	pF
Power dissipation capacitance	C <sub>PD</sub> (Note)	_			_	39	_	_	_	pF

Note: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC}$  (opr) =  $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$  (per bit)

# **Package Dimensions**



Weight: 1.50 g (typ.)

#### **RESTRICTIONS ON PRODUCT USE**

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
  manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
  may result from its use. No license is granted by implication or otherwise under any patents or other rights of
  TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
  compatibility. Please use these products in this document in compliance with all applicable laws and regulations
  that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
  occurring as a result of noncompliance with applicable laws and regulations.

3 2007-10-01