TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74AC112P,TC74AC112F,TC74AC112FN

Dual J-K Flip Flop with Preset and Clear

The TC74AC112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C^2MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.


In accordance with the logic level given J and K input this device changes state on negative going transition of the clock pulse. \overline{CLEAR} and \overline{PRESET} are independent of the clock and accomplished by a low logic level on the corresponding input.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


Features

- High speed: $f_{max} = 170 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 4 \mu A \text{ (max)}$ at $T_{a} = 25 \text{°C}$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 Ω transmission lines.
- Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: V_{CC} (opr) = 2 to 5.5 V
- Pin and function compatible with 74F112

Pin Assignment



Note: xxxFN (JEDEC SOP) is not available in Japan.




Weight

DIP16-P-300-2.54A : 1.00 g (typ.) SOP16-P-300-1.27A : 0.18 g (typ.) SOL16-P-150-1.27 : 0.13 g (typ.)

1 2007-10-01

IEC Logic Symbol




Truth Table

		Inputs		Out	puts	Function	
CLR	PR	J	K	CK	Q	Q	Function
L	Н	Х	Х	Х	L	Н	Clear
Н	L	Х	Х	Х	Н	L	Preset
L	L	Х	Х	Х	Н	Н	
Н	Н	L	L	\neg	Qn	\overline{Q}_n	No Change
Н	Н	L	Н	\neg	L	Н	
Н	Н	Н	L	\rightarrow	Н	L	
Н	Н	Н	Н	—	\overline{Q}_n	Qn	Toggle
Н	Н	Х	Х		Qn	\overline{Q}_n	No Change

X: Don't care

System Diagram



2 2007-10-01



Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	−0.5 to 7.0	V
DC input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
DC output voltage	V _{OUT}	-0.5 to $V_{CC} + 0.5$	V
Input diode current	I _{IK}	±20	mA
Output diode current	lok	±50	mA
DC output current	lout	±50	mA
DC V _{CC} /ground current	Icc	±100	mA
Power dissipation	P _D	500 (DIP) (Note 2)/180 (SOP)	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/Derating Concept and Methods) and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65°C. From Ta = 65 to 85°C a derating factor of -10 mW/°C should be applied up to 300 mW.

Operating Ranges (Note)

Characteristics	Symbol	Rating	Unit	
Supply voltage	V _{CC}	2.0 to 5.5	V	
Input voltage	V _{IN}	0 to V _{CC}	V	
Output voltage	V _{OUT}	0 to V _{CC}	V	
Operating temperature	T _{opr}	−40 to 85	°C	
Input rise and fall time	dt/dV	0 to 100 ($V_{CC} = 3.3 \pm 0.3 \text{ V}$)	ns/V	
input noc and fail time	avav	0 to 20 (V _{CC} = 5 \pm 0.5 V)		

Note: The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.



Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition V _{CC} (V)				Ta = 25°C			Ta = -40 to 85°C		- Unit
Characteristics	Symbol					Min	Тур.	Max	Min	Max	Offic
					2.0	1.50	_	_	1.50	_	
High-level input voltage	V _{IH}	_			3.0	2.10	_	_	2.10	_	٧
ŭ				5.5	3.85	_	_	3.85	_		
					2.0	_	_	0.50	_	0.50	
Low-level input voltage	V _{IL}	_		3.0	_	_	0.90	_	0.90	V	
					5.5	_	_	1.65	_	1.65	
					2.0	1.9	2.0	_	1.9	_	- v
	Voн	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -50 \mu A$		3.0	2.9	3.0	_	2.9	_	
High-level output					4.5	4.4	4.5	_	4.4	_	
voltage			$I_{OH} = -4 \text{ mA}$		3.0	2.58	_	_	2.48	_	
			$I_{OH} = -24 \text{ mA}$		4.5	3.94	_	_	3.80	_	
			$I_{OH} = -75 \text{ mA}$	(Note)	5.5	_	_	_	3.85	_	
	V _{OL}	V _{IN} = V _{IH} or			2.0	_	0.0	0.1	_	0.1	
			$I_{OL} = 50 \mu A$		3.0	_	0.0	0.1	_	0.1	
Low-level output					4.5		0.0	0.1	_	0.1	V
voltage	, OL	VIL	$I_{OL} = 12 \text{ mA}$		3.0	_	_	0.36	_	0.44	
			$I_{OL} = 24 \text{ mA}$		4.5	_	_	0.36	_	0.44	
			$I_{OL} = 75 \text{ mA}$	(Note)	5.5	_	_	_	_	1.65	
Input leakage current	I _{IN}	$V_{IN} = V_{CC}$ or GND		5.5	_	_	±0.1	_	±1.0	μΑ	
Quiescent supply current	Icc	V _{IN} = V _{CC} or GND		5.5	_	_	4.0	_	40.0	μА	

Note: This spec indicates the capability of driving 50 Ω transmission lines.

One output should be tested at a time for a 10 ms maximum duration.



Timing Requirements (input: $t_r = t_f = 3$ ns)

Characteristics	Symbol	Test Condition	Ta = 25°C	Ta = -40 to 85°C	Unit		
			V _{CC} (V)	Limit	Limit		
Minimum pulse width	t _{W (L)}		3.3 ± 0.3	7.5	7.5	20	
(CK)	t _{W (H)}	_	5.0 ± 0.5	5.0	5.0	ns	
Minimum pulse width	4		3.3 ± 0.3	7.0	7.0		
(CLR, PR)	tw (L)	_	5.0 ± 0.5	5.0	5.0	ns	
Minimum act up time			3.3 ± 0.3	11.0	11.0	ns	
Minimum set-up time	t _s	_	5.0 ± 0.5	6.0	6.0		
Minimum In all dina			3.3 ± 0.3	0.0	0.0		
Minimum hold time	t _h	_	5.0 ± 0.5	0.0	0.0	ns	
Minimum removal time			3.3 ± 0.3	3.0	3.0		
(CLR, PR)	t _{rem}	_	5.0 ± 0.5	2.0	2.0	ns	

AC Characteristics (C_L = 50 pF, R_L = 500 Ω , input: t_r = t_f = 3 ns)


Characteristics	Symbol	Test Condition		Ta = 25°C			Ta = -40 to 85°C		Unit	
	,		V _{CC} (V)	Min	Тур.	Max	Min	Max		
Propagation delay time ($\overline{\text{CK}}$ -Q, $\overline{\text{Q}}$)	t _{pLH}	_	3.3 ± 0.3 5.0 ± 0.5	_	9.1 6.5	15.5 9.4	1.0 1.0	17.8 10.8	ns	
Propagation delay time (CLR, PR-Q, Q)	t _{pLH}	_	3.3 ± 0.3 5.0 ± 0.5	_ _	8.6 5.8	14.6 8.3	1.0 1.0	16.8 9.6	ns	
Maximum clock frequency	f _{max}	_	3.3 ± 0.3 5.0 ± 0.5	45 80	90 150		45 80	_	MHz	
Input capacitance	C _{IN}			_	5	10	_	10	pF	
Power dissipation capacitance	C _{PD} (Note)	_		_	85	_	_	_	pF	

Note: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC}$$
 (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2$ (per F/F)


Package Dimensions



Weight: 1.00 g (typ.)


Package Dimensions

SOP16-P-300-1.27A Unit: mm



Weight: 0.18 g (typ.)

Package Dimensions (Note)



Note: This package is not available in Japan.

Weight: 0.13 g (typ.)

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
 manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
 may result from its use. No license is granted by implication or otherwise under any patents or other rights of
 TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.

2007-10-01