TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VCX162835FT


Low-Voltage 18-Bit Universal Bus Driver with 3.6-V Tolerant Inputs and Outputs

The TC74VCX162835FT is a high-performance CMOS 18-bit universal bus driver. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.

It is also designed with overvoltage tolerant inputs and outputs up to $3.6\ \mathrm{V}.$

Data flow from A to Y is controlled by the output-enable $(\overline{\rm OE})$ input.

The device operates in the transparent mode when the latch-enable (LE) input is high. When LE is low, the A data is latched if the clock (CK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CK.



Weight: 0.25 g (typ.)

When \overline{OE} is high, the outputs are in a high-impedance state. The 26- Ω series resistor helps reducing output overshoot and undershoot without external resistor.

All inputs are equipped with protection circuits against static discharge.

Features

- 26-Ω series resistors on outputs
- Low-voltage operation: VCC = 1.8 to 3.6 V
- High-speed operation: $t_{pd} = 3.9 \text{ ns (max) (VCC} = 3.0 \text{ to } 3.6 \text{ V)}$

: $t_{pd} = 5.0 \text{ ns (max) (V}_{CC} = 2.3 \text{ to } 2.7 \text{ V})$

 $: t_{pd} = 9.8 \text{ ns (max) (VCC} = 1.8 \text{ V)}$

• Output current: $I_{OH}/I_{OL} = \pm 12 \text{ mA (min)} (V_{CC} = 3.0 \text{ V})$

 $: I_{OH}/I_{OL} = \pm 8 \text{ mA (min) (V}_{CC} = 2.3 \text{ V)}$

 $: I_{OH}/I_{OL} = \pm 4 \text{ mA (min) (V}_{CC} = 1.8 \text{ V)}$


- Latch-up performance: -300 mA
- ESD performance: Machine model ≥ ±200 V

Human body model ≥ ±2000 V


- Package: TSSOP
- ullet 3.6-V tolerant function and power-down protection provided on all inputs and outputs

2007-10-19

Pin Assignment (top view)



IEC Logic Symbol



2 2007-10-19

Truth Table


	Inp	outs		Outputs
ŌĒ	LE	CK	Α	Y
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L		L	L
L	L		Н	Н
		Н	Х	Y0
	L	П	^	(Note)
1			Х	Y0
L	L	L	^	(Note)

X: Don't care

Z: High impedance

Note: Output level before the indicated steady-state input conditions were established, provided that CK was high or low before LE went low.

System Diagram





Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Power supply voltage	Vcc	−0.5 to 4.6	V
DC input voltage	V _{IN}	−0.5 to 4.6	V
		-0.5 to 4.6 (Note 2)	
DC output voltage	V_{OUT}	-0.5 to $V_{CC} + 0.5$	V
		(Note 3)	
Input diode current	I _{IK}	-50	mA
Output diode current	lok	±50 (Note 4)	mA
DC output current	lout	±50	mA
Power dissipation	PD	400	mW
DC V _{CC} /ground current per supply pin	I _{CC} /I _{GND}	±100	mA
Storage temperature	T _{stg}	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: OFF state

Note 3: High or low state. I_{OUT} absolute maximum rating must be observed.

Note 4: $V_{OUT} < GND, V_{OUT} > V_{CC}$

Operating Ranges (Note 1)

Characteristics	Symbol Rating		Unit	
Power supply voltage	V _{CC}	1.8 to 3.6	V	
Tower supply voltage	VCC	1.2 to 3.6 (Note 2)	V	
Input voltage	V _{IN}	-0.3 to 3.6	V	
Output voltage	Vout	0 to 3.6 (Note 3)	V	
Output voltage	VOU1	0 to V _{CC} (Note 4)	V	
		±12 (Note 5)		
Output current	I _{OH} /I _{OL}	±8 (Note 6)	mA	
		±4 (Note 7)		
Operating temperature	T _{opr}	-40 to 85	°C	
Input rise and fall time	dt/dv	0 to 10 (Note 8)	ns/V	

Note 1: The operating ranges must be maintained to ensure the normal operation of the device.

Unused inputs must be tied to either VCC or GND.

4

Note 2: Data retention only

Note 3: OFF state

Note 4: High or low state

Note 5: $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$

Note 6: $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$

Note 7: $V_{CC} = 1.8 \text{ V}$

Note 8: $V_{IN} = 0.8$ to 2.0 V, $V_{CC} = 3.0$ V



Electrical Characteristics

DC Characteristics (Ta = -40 to 85°C, 2.7 V < $V_{CC} \le 3.6$ V)

Characteristics		Symbol	Test (Condition		Min	Max	Unit	
Ondraotone	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Cymbol	1001	Sorialion	V _{CC} (V)	IVIIII	Wax	0	
Input voltage	H-level	V _{IH}		_	2.7 to 3.6	2.0	_	V	
input voltage	L-level	V _{IL}		_	2.7 to 3.6	_	0.8	٧	
				$I_{OH} = -100 \ \mu A$	2.7 to 3.6	V _{CC} - 0.2			
	H-level	V _{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -6 \text{ mA}$	2.7	2.2	_		
				$I_{OH} = -8 \text{ mA}$	3.0	2.4	_		
Output voltage				$I_{OH} = -12 \text{ mA}$	3.0	2.2	_	٧	
			V _{IN} = V _{IH} or V _{IL}	$I_{OL} = 100 \mu A$	2.7 to 3.6	_	0.2		
	L-level	Va		I _{OL} = 6 mA	2.7	_	0.4		
	L-level	V _{OL}		VIN - VIH OI VIL	VIN - VIH OI VIL	I _{OL} = 8 mA	3.0	_	0.55
				$I_{OL} = 12 \text{ mA}$	3.0	_	0.8		
Input leakage current		I _{IN}	$V_{IN} = 0$ to 3.6 V		2.7 to 3.6	_	±5.0	μΑ	
3-state output OFF st	ata current	la-	$V_{IN} = V_{IH}$ or V_{IL}	$V_{IN} = V_{IH}$ or V_{IL}		_	±10.0	μА	
3-state output OFF st	ale current	loz	V _{OUT} = 0 to 3.6 V		2.7 to 3.6	_	±10.0	μΑ	
Power-off leakage cu	rrent	l _{OFF}	V_{IN} , $V_{OUT} = 0$ to 3.6	V	0	_	10.0	μΑ	
Quiescent supply current		loo	V _{IN} = V _{CC} or GND		2.7 to 3.6	_	20.0		
Quicacent aupply cull		Icc	$V_{CC} \leqq (V_{IN}, V_{OUT}) \leqq$	3.6 V	2.7 to 3.6	_	±20.0	μΑ	
Increase in I _{CC} per in	put	Δlcc	$V_{IH} = V_{CC} - 0.6 V$		2.7 to 3.6	_	750		

DC Characteristics (Ta = -40 to 85°C, 2.3 V \leq V_{CC} \leq 2.7 V)

Characterist	ics	Symbol	Test C	condition	V _{CC} (V)	Min	Max	Unit
Input voltage	H-level	V _{IH}	-	_	2.3 to 2.7	1.6	_	V
Input voltage	L-level	V _{IL}	-	_	2.3 to 2.7	_	0.7	V
				I _{OH} = -100 μA	2.3 to 2.7	V _{CC} - 0.2		
	H-level	Voh	VIN = VIH or VIL	$I_{OH} = -4 \text{ mA}$	2.3	2.0	_	
				$I_{OH} = -6 \text{ mA}$	2.3	1.8	_	V
Output voltage				$I_{OH} = -8 \text{ mA}$	2.3	1.7		
				$I_{OL} = 100 \; \mu A$	2.3 to 2.7	I	0.2	
	L-level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 6 \text{ mA}$	2.3		0.4	
				I _{OL} = 8 mA	2.3	1	0.6	
Input leakage current		I _{IN}	$V_{IN} = 0$ to 3.6 V		2.3 to 2.7		±5.0	μΑ
3-state output OFF sta	ite current	loz	V _{IN} = V _{IH} or V _{IL}		2.3 to 2.7		±10.0	μА
			V _{OUT} = 0 to 3.6 V					
Power-off leakage cur	rent	loff	V_{IN} , $V_{OUT} = 0$ to 3.6 V_{OUT}	/	0	_	10.0	μА
Quiescent supply curre	≏nt	Icc	$V_{IN} = V_{CC}$ or GND	V _{IN} = V _{CC} or GND		_	20.0	μА
Quicoccin supply curi	on.	icc	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3$	3.6 V	2.3 to 2.7	_	±20.0	μΑ



DC Characteristics (Ta = -40 to 85°C, 1.8 V \leq V $_{CC}$ < 2.3 V)

Characteristi	ics	Symbol	Test (Condition	V _{CC} (V)	Min	Max	Unit
Input voltage	H-level	V _{IH}		_	1.8 to 2.3	0.7 × V _{CC}	_	V
Input voltage	L-level	V _{IL}		_	1.8 to 2.3	_	0.2 × V _{CC}	V
	H-level	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -100 μA	1.8	V _{CC} - 0.2	_	
Output voltage				I _{OH} = -4 mA	1.8	1.4	_	V
	L-level	V V VV	$I_{OL} = 100 \ \mu A$	1.8	_	0.2		
	L-level	V _{OL}	$V_{IN} = V_{IH}$ or V_{IL}	I _{OL} = 4 mA	1.8	_	0.3	
Input leakage current		I _{IN}	V _{IN} = 0 to 3.6 V	•	1.8	_	±5.0	μΑ
3-state output OFF sta	te current	loz	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \text{ to } 3.6 \text{ V}$		1.8	_	±10.0	μА
Power-off leakage curr	rent	I _{OFF}	V_{IN} , $V_{OUT} = 0$ to 3.6	V	0	_	10.0	μΑ
Quiggaant gunnly gurrant	loo	V _{IN} = V _{CC} or GND		1.8	_	20.0	μА	
Quiescent supply curre	71 IL	Icc	$V_{CC} \leqq (V_{IN},V_{OUT}) \leqq$	3.6 V	1.8	_	±20.0	μΑ



AC Characteristics (Ta = –40 to 85°C, input: $t_{r}=t_{f}$ = 2.0 ns, C_{L} = 30 pF, R_{L} = 500 Ω)

Characteristics	Symbol	Test Condition	V 00	Min	Max	Unit
			V _{CC} (V)	400		
Maximum clock frequency	f	Figure 1 Figure 2	1.8	100	_	MHz
Maximum clock frequency	f _{max}	Figure 1, Figure 3	2.5 ± 0.2	200	_	IVIITIZ
			3.3 ± 0.3	250		
Propagation delay time	t _{pLH}	Figure 4 Figure 2	1.8	1.5	9.8	
(An-Yn)	t _{pHL}	Figure 1, Figure 2	2.5 ± 0.2	8.0	5.0	ns
			3.3 ± 0.3	0.6	3.9	
Propagation delay time	t _{pLH}	Firm 4 Firm 2	1.8	2.0	9.2	
(CK-Yn)	t _{pHL}	Figure 1, Figure 3	2.5 ± 0.2	1.5	5.2	ns
			3.3 ± 0.3	1.4	4.2	
Propagation delay time	t _{pLH}		1.8	1.5	9.8	
(LE-Yn)	t _{pHL}	Figure 1, Figure 4	2.5 ± 0.2	8.0	5.8	ns
			3.3 ± 0.3	0.6	4.7	
	t _{pZL}		1.8	1.5	9.8	
Output enable time	t _{pZH}	Figure 1, Figure 5	2.5 ± 0.2	8.0	5.9	ns
	r		3.3 ± 0.3	0.6	4.3	
	t_{pLZ}	tol 7	1.8	1.5	7.9	
Output disable time	t _{pHZ}	Figure 1, Figure 5	2.5 ± 0.2	8.0	4.7	ns
	p		3.3 ± 0.3	0.6	4.2	
	tw (H)		1.8	4.0	_	
Minimum pulse width	t _{W (L)}	Figure 1, Figure 3, Figure 4	2.5 ± 0.2	1.5	_	ns
	**V (L)		3.3 ± 0.3	1.5	_	
Minimum setup time			1.8	2.5	_	
(An-CK, An-LE)	ts	Figure 1, Figure 3, Figure 4	2.5 ± 0.2	1.5		ns
(AII-OIX, AII-LL)			3.3 ± 0.3	1.5	_	
Minimum hold time			1.8	1.0		
Minimum hold time (An-CK, An-LE)	t _h	Figure 1, Figure 3, Figure 4	2.5 ± 0.2	0.7	_	ns
(AII-ON, AII-LE)			3.3 ± 0.3	0.7	_	
			1.8	_	0.5	
Output to output skew	t _{osLH}	(Note)	2.5 ± 0.2	_	0.5	ns
	tosHL		3.3 ± 0.3	_	0.5	

Note: Parameter guaranteed by design.

 $(t_{\text{OSLH}} = |t_{\text{pLHm}} - t_{\text{pLHn}}|, \, t_{\text{OSHL}} = |t_{\text{pHLm}} - t_{\text{pHLn}}|)$



AC Characteristics (Ta = 0 to 85°C, input: t_r = t_f = 2.0 ns, C_L = 0 pF, R_L = 500 Ω)

Characteristics	Symbol	Test Condition		Min	Max	Unit
S. Marastonis des	5,56.	1 001 0 0114111011	V _{CC} (V)			J
Propagation delay time	t _{pLH}	Figure 1, Figure 2 (Note)	3.3 ± 0.15	0.9	2.0	ns
(An-Yn)	t _{pHL}	(Note)	3.3 ± 0.13	0.9	2.0	113
Propagation delay time	t _{pLH}	Figure 1, Figure 3 (Note)	3.3 ± 0.15	1.4	2.9	ns
(CK-Yn)	t _{pHL}	(Note)	3.3 ± 0.15	1.4	2.9	115
Propagation delay time	t _{pLH}	Figure 1, Figure 4 (Note)	3.3 ± 0.15	0.7	3.4	ns
(LE-Yn)	tpHL	(Note)	3.3 ± 0.13			115
Output enable time	t _{pZL}	Figure 1, Figure 5 (Note)	3.3 ± 0.15	0.7	3.0	ns
Output enable time	t _{pZH}	(Note)	3.3 ± 0.13	0.7	3.0	115
Output disable time	t _{pLZ}	Figure 1, Figure 5 (Note)	3.3 ± 0.15	0.7	2.9	ns
Output disable time	t_{pHZ}	(Note)	3.3 ± 0.13	0.7	2.9	115
Minimum set-up time		Figure 1 Figure 2 Figure 4 (Note)	22 0.15	1 5		no
(An-CK, An-LE)	t _s	Figure 1, Figure 3, Figure 4 (Note)	3.3 ± 0.15	1.5		ns
Minimum hold time		Figure 4 Figure 2 Figure 4 (Nete)	22 045	0.7		
(An-CK, An-LE)	t _h	Figure 1, Figure 3, Figure 4 (Note)	3.3 ± 0.15	0.7		ns

Note: TOSHIBA SPICE simulation data.

AC Characteristics (Ta = 0 to 85°C, input: $t_r = t_f = 2.0$ ns, $C_L = 50$ pF, $R_L = 500$ Ω)

Characteristics	Symbol	Test Condition		Min	Max	Unit
Onaraciensucs	Gymbor	rest condition	V _{CC} (V)	IVIIII	Wax	Onic
Propagation delay time	t _{pLH}	Figure 1, Figure 2	3.3 ± 0.15	1.0	4.2	ns
(An-Yn)	t _{pHL}	rigure 1, rigure 2	3.3 ± 0.13	1.0	4.2	115
Propagation delay time	t _{pLH}	Figure 1, Figure 3	3.3 ± 0.15	1.9	4.5	ns
(CK-Yn)	t _{pHL}	Figure 1, Figure 3	3.3 ± 0.15	1.9	4.5	115
Propagation delay time	t _{pLH}	Figure 1, Figure 4	3.3 ± 0.15	1.0	5.0	ns
(LE-Yn)	t _{pHL}	Figure 1, Figure 4	3.3 ± 0.13			10
Output enable time	t_{pZL}	Figure 1, Figure 5	3.3 ± 0.15	1.0	4.6	ns
Output enable time	t _{pZH}	Figure 1, Figure 5	3.3 ± 0.15	1.0	4.0	10
Output disable time	t_{pLZ}	Figure 1, Figure 5	3.3 ± 0.15	1.0	4.5	ns
Output disable time	t _{pHZ}	rigure 1, rigure 3	3.3 ± 0.13	1.0	4.5	10
Minimum setup time		Figure 1, Figure 3, Figure 4	3.3 ± 0.15	1.5		ns
(An-CK, An- LE)	t _s	rigure 1, rigure 3, Figure 4	J.J ± U. 15	1.0		119
Minimum hold time	4.	Figure 1, Figure 3, Figure 4	3.3 ± 0.15	0.7		20
(An-CK, An-LE)	t _h	Figure 1, Figure 3, Figure 4	3.3 ± 0.15	0.7		ns



Dynamic Switching Characteristics

(Ta = 25°C, input: $t_r = t_f = 2.0$ ns, $C_L = 30$ pF, $R_L = 500$ Ω)

Characteristics	Symbol	Test Condition		V _{CC} (V)	Тур.	Unit
		$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$ (N	lote)	1.8	0.25	
Quiet output maximum dynamic V _{OL}	V _{OLP}	$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$ (N	lote)	2.5	0.35	V
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (N	lote)	3.3	0.45	
		$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$ (N	lote)	1.8	-0.25	
Quiet output minimum dynamic VOI	V_{OLV}	$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$ (N	lote)	2.5	-0.35	V
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (N	lote)	3.3	-0.45	
		$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$ (N	lote)	1.8	1.35	
Quiet output minimum dynamic V _{OH}	V _{OHV}	$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$ (N	lote)	2.5	1.85	V
J		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (N	lote)	3.3	2.45	

Note: Parameter guaranteed by design.

Capacitive Characteristics (Ta = 25°C)

Characteristics	Cumbal	Symbol Test Condition			Тур.	Unit
Characteristics	Symbol	rest condition		V _{CC} (V)	тур.	Oill
Input capacitance	C _{IN}	_		1.8, 2.5, 3.3	6	pF
Output capacitance	C _{OUT}	_		1.8, 2.5, 3.3	7	pF
Power dissipation capacitance	C _{PD}	$f_{IN} = 10 \text{ MHz}$	(Note)	1.8, 2.5, 3.3	20	pF


Note: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $ICC (opr) = CPD \cdot VCC \cdot fIN + ICC/18 (per bit)$



AC Test Circuit



Parameter	Switch
t _{pLH} , t _{pHL}	Open
t _{pLZ} , t _{pZL}	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
t _{pHZ} , t _{pZH}	GND

Figure 1

AC Waveform




Figure 2 t_{pLH}, t_{pHL}




Figure 3 t_{pLH} , t_{pHL} , t_w , t_s , t_h




Figure 4 tpLH, tpHL, tw, ts, th




Figure 5 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}

Symbol	Vcc		
	$3.3\pm0.3~\textrm{V}$	$2.5\pm0.2~\textrm{V}$	1.8 V
VIH	2.7 V	Vcc	Vcc
V _M	1.5 V	V _{CC} /2	V _{CC} /2
V_X	V _{OL} + 0.3 V	V _{OL} + 0.15 V	V _{OL} + 0.15 V
VY	V _{OH} – 0.3 V	V _{OH} – 0.15 V	V _{OH} – 0.15 V

11 2007-10-19

IBIS Characteristics (typ.)




Figure 6 I/V characteristics vs. pull-up




Figure 7 I/V characteristics vs. pull-down

Package Dimensions

TSSOP56-P-0061-0.50A Unit: mm 6.1 ± 0.1 $0.2^{\,+0.07}_{\,-0.06}$ 0.5 0.25TYP **⊕**0.1**M** 14.3MAX (0.5)14.0±0.1 0.45~0.75 1.0±0.05 0.1 ± 0.05

Weight: 0.25 g (typ.)

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
 manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
 may result from its use. No license is granted by implication or otherwise under any patents or other rights of
 TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.