TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC74VHC74F, TC74VHC74FN, TC74VHC74FT

DUAL D-TYPE FLIP-FLOP WITH PRESET AND CLEAR

The TC74VHC74 is an advanced high speed CMOS D - FLIP FLOP fabricated with silicon gate C^2MOS technology. It achieves the high speed operation similar to equivalent THUTTU 14 Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CK pulse. $\overline{\text{CLR}}$ and $\overline{\text{PR}}$ are independent of the CK and are accomplished by setting the appropriate input low. An input protection circuit ensures that 0 to 7V can be 14 applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages. **PIN ASSIGNMENT** FEATURES:


at $V_{CC} = 5V$


- Low Power Dissipation $\dots I_{CC} = 2\mu A(Max.)$ at Ta = 25°C
- High Noise Immunity $\dots V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Power Down Protection is provided on all inputs.
- Balanced Propagation Delays $\cdots t_{pLH} \simeq t_{pHL}$
- Wide Operating Voltage Range.... V_{CC} (opr) = 2V~5.5V
- Pin and Function Compatible with 74ALS74

TRUTH TABLE


	INP	UTS		OUT	PUTS	FUNCTION	
CLR	PR	D	СК	Q	Q	TONCHON	
L	Н	Х	Х	L	Н	CLEAR	
Н	L	Х	Х	Н	L	PRESET	
L	L	Х	Х	Н	н	—	
Н	Н	L	1	L	н	—	
н	н	Н	ſ	н	L	_	
Н	Н	Х	Ţ	Qn	\overline{Q}_n	NO CHANGE	
X : Don't Care							

(Note) The JEDEC SOP (FN) is not available in Japan.





IEC LOGIC SYMBOL



961001EBA2

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

1997-08-06 1/6

TOSHIBA

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{cc}	-0.5~7.0	V
DC Input Voltage	VIN	-0.5~7.0	V
DC Output Voltage	V _{OUT}	$-0.5 \sim V_{CC} + 0.5$	V
Input Diode Current	Ι _{ικ}	- 20	mA
Output Diode Current	Ι _{οκ}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{cc}	± 50	mA
Power Dissipation	P _D	180	mW
Storage Temperature	T _{stg}	-65~150	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{cc}	2.0~5.5	V
Input Voltage	VIN	0~5.5	V
Output Voltage	V _{OUT}	0~V _{cc}	V
Operating Temperature	T _{opr}	-40~85	°C
Input Rise and Fall Time	dt/dv	0~100 (V _{CC} = 3.3 ± 0.3V) 0~20 (V _{CC} = 5±0.5V)	ns / V

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		V _{cc}	Ta = 25°C			Ta = 4	UNIT	
FARAIVIETER	STIVIBUL			(V)	MIN.	TYP.	MAX.	MIN.	MAX.	
High - Level				2.0	1.50	—	—	1.50	—	
Input Voltage	VIH		3.0~ 5.5	V _{cc} × 0.7	—	—	$V_{cc} \times 0.7$	—	V	
Low - Level				2.0	Ι	—	0.50	—	0.50	
Input Voltage	VIL			3.0~ 5.5	_	_	$V_{cc} \times 0.3$	_	$V_{cc} \times 0.3$	V
	V _{OH}		50.0	2.0	1.9	2.0	—	1.9	—	
High - Level Output Voltage		V _{IN} =	$I_{OH} = -50 \mu A$	3.0 4.5	2.9 4.4	3.0 4.5	_	2.9 4.4	_	V
output voltage		V _{IH} or V _{IL}	$I_{OH} = -4mA$ $I_{OH} = -8mA$	3.0 4.5	2.58 3.94	_	_	2.48 3.80	_	
Low - Level Output Voltage	V _{OL}	V _{1 N} =	I _{OL} = 50μA	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	v
		V _{IH} or V _{IL}	$I_{OL} = 4mA$ $I_{OL} = 8mA$	3.0 4.5		-	0.36 0.36	_	0.44 0.44	
Input Leakage Current	I _{I N}	V _{IN} = 5.5V or GND		0~5.5	-	—	±0.1	—	± 1.0	
Quiescent Supply Current	I _{cc}	$V_{IN} = V_{CC} \text{ or } GND$		5.5	_	—	2.0	_	20.0	μA

961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
The information contained herein is subject to change without notice.

1997-08-06 2/6

PARAMETER	SYMBOL	TEST CONDITION		Ta = 25°c	Ta = −40~85°C	
	STINBOL		V _{cc} (V)	LIMIT	LIMIT	
Minimum Pulse Width (CK)	t _{W (L)} t _{W (H)}		3.3 ± 0.3 5.0 ± 0.5	6.0 5.0	7.0 5.0	
Minimum Pulse Width (CLR, PR)	t _{W (L)}		3.3 ± 0.3 5.0 ± 0.5	6.0 5.0	7.0 5.0	
Minimum Set-up Time	ts		3.3±0.3 5.0±0.5	6.0 5.0	7.0 5.0	ns
Minimum Hold Time	t _h		3.3±0.3 5.0±0.5	0.5 0.5	0.5 0.5	
Minimum Removal Time (CLR, PR)	t _{rem}		3.3±0.3 5.0±0.5	5.0 3.0	5.0 3.0	

TIMING REQUIREMENTS (Input $t_r = t_f = 3ns$)


AC ELECTRICAL CHARACTERISTICS (Input $t_{\rm r}$ = $t_{\rm f}$ = 3ns)

PARAMETER	SYMBOL	TEST	TEST CONDITION		٦	۲a = 25°(2	Ta = - 40~85°C		
FARAIVIETER	STIVIBUL		V _{cc} (V)	CL (pF)	MIN.	TYP.	MAX.	MIN.	MAX.	
			3.3 ± 0.3 -	15	—	6.7	11.9	1.0	14.0	
Propagation Delay Time	t _{pLH}			50	—	9.2	15.4	1.0	17.5	
(CK - Q , Q)	t _{pHL}		5.0 ± 0.5	15	—	4.6	7.3	1.0	8.5	
			5.0 ± 0.5	50	—	6.1	9.3	1.0	10.5	ns
	t _{pLH} t _{pHL}		3.3±0.3 5.0±0.5	15	—	7.6	12.3	1.0	14.5	-
Propagation Delay Time				50	_	10.1	15.8	1.0	18.0	
$(\overline{CLR}, \overline{PR} - Q, \overline{Q})$				15	—	4.8	7.7	1.0	9.0	
				50	—	6.3	9.7	1.0	11.0	
	f _{MAX}		3.3±0.3	15	80	125	—	70	-	- MHZ
Maximum Clack Fraguancy				50	50	75	—	45	-	
Maximum Clock Frequency			5.0 ± 0.5	15	130	170	—	110	-	
				50	90	115	—	75	-	
Input Capacitance	C _{IN}				—	4	10	—	10	2
Power Dissipation Capacitance C _{PD}		(Note 1)		—	25	_	_	-	pF	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation : $I_{CC (opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2 (per F/F)$

INPUT EQUIVALENT CIRCUIT



TOSHIBA

