TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VHC595F,TC74VHC595FN,TC74VHC595FT,TC74VHC595FK

8-Bit Shift Register/Latch (3-state)

The TC74VHC595 is an advanced high speed 8-BIT SHIFT REGISTER/LATCH fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The TC74VHC595 contains an 8-bit static shift register which feeds an 8-bit storage register.


Shift operation is accomplished on the positive going transition of the SCK input. The output register is loaded with the contents of the shift register on the positive going transition of the RCK input. Since RCK and SCK signal are independent, parallel outputs can be held stable during the shift operation. And, since the parallel outputs are 3-state, it can be directly connected to 8-bit bus. This register can be used in serial-to-parallel conversion, data receivers, etc.

An input protection circuit ensures that 0 to $5.5~\rm V$ can be applied to the input pins without regard to the supply voltage. This device can be used to interface $5~\rm V$ to $3~\rm V$ systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High speed: $f_{max} = 185 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 4 \mu A \text{ (max)}$ at $T_a = 25 \text{°C}$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Power down protection is provided on all inputs.
- Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: V_{CC} (opr) = 2 V to 5.5 V
- Low noise: VOLP = 1.0 V (max)
- Pin and function compatible with 74ALS595


Note: xxxFN (JEDEC SOP) is not available in Japan.




Weight

SOP16-P-300-1.27A : 0.18 g (typ.) SOL16-P-150-1.27 : 0.13 g (typ.) TSSOP16-P-0044-0.65A : 0.06 g (typ.) VSSOP16-P-0030-0.50 : 0.02 g (typ.)

Pin Assignment



IEC Logic Symbol




Truth Table


	Inputs			Function				
SI	SCK	SCLR	RCK	Ġ	Fullclion			
Х	Х	Х	Х	Н	QA thru QH outputs disable			
Х	Х	Х	Х	L	QA thru QH outputs enable			
Х	Х	L	Х	Х	Shift register is cleared.			
L		Н	Х	Х	First stage of S.R. becomes "L". Other stages store the data of previous stage, respectively.			
Н		Н	Х	Х	First stage of S.R. becomes "H". Other stages store the data of previous stage, respectively.			
Х	\neg	Н	Х	Х	State of S.R. is not changed.			
Х	Х	Х		Х	S.R. data is stored into storage register.			
Х	Х	Х	\Box	Х	Storage register stage is not changed.			

X: Don't care

Timing Chart



System Diagram





Absolute Maximum Ratings (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	−0.5 to 7.0	V
DC input voltage	V _{IN}	−0.5 to 7.0	٧
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	I _{IK}	-20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V _{CC} /ground current	Icc	±75	mA
Power dissipation	PD	180	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Operating Ranges (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	2.0 to 5.5	V
Input voltage	V _{IN}	0 to 5.5	V
Output voltage	V _{OUT}	0 to V _{CC}	٧
Operating temperature	T _{opr}	−40 to 85	°C
Input rise and fall time	dt/dv	0 to 100 ($V_{CC} = 3.3 \pm 0.3 \text{ V}$)	ns/V
input noe and rail time	uuuv	0 to 20 ($V_{CC} = 5 \pm 0.5 \text{ V}$)	115/V

Note: The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.



Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition			Ta = 25°C		Ta = -40 to 85°C		Unit	
Onaraciensiics	Cymbol			V _{CC} (V)	Min	Тур.	Max	Min	Max	5
High-level input voltage	V _{IH}	-		2.0 3.0 to 5.5	1.50 V _{CC} × 0.7	1 1	-	1.50 V _{CC} × 0.7	-	V
Low-level input voltage	V _{IL}	_		2.0 3.0 to 5.5		1 1	0.50 V _{CC} × 0.3	-	0.50 V _{CC} × 0.3	V
High-level output	V _{ОН}	V _{IN} = V _{IH} or	I _{OH} = -50 μA	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4	_ _ _	V
voltage		V _{IL}	I _{OH} = -4 mA I _{OH} = -8 mA	3.0 4.5	2.58 3.94	_ _	_ _	2.48 3.80	_ _	
Low-level output	V _{OL}	V _{IN} = V _{IH} or	I _{OL} = 50 μA	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1	_ _ _	0.1 0.1 0.1	V
voltage		V _{IL}	I _{OL} = 4 mA I _{OL} = 8 mA	3.0 4.5	_ _	_ _	0.36 0.36	_ _	0.44 0.44	
3-state output off-state current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND		5.5	_	_	±0.25	_	±2.50	μΑ
Input leakage current	I _{IN}	V _{IN} = 5.5 V or GND		0 to 5.5	_	-	±0.1	_	±1.0	μΑ
Quiescent supply current	I _{CC}	V _{IN} = V _C	V _{IN} = V _{CC} or GND		_	_	4.0	_	40.0	μΑ



Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition		Ta = 25°C		Ta = -40 to 85°C	Unit
			V _{CC} (V)	Тур.	Limit	Limit	
Minimum pulse width	t _{w (H)}		3.3 ± 0.3	_	5.0	5.0	ns
(SCK, RCK)	t _{w (L)}	_	5.0 ± 0.5	_	5.0	5.0	115
Minimum pulse width			3.3 ± 0.3	_	5.0	5.0	
(SCLR)	t _{w (L)}	-	5.0 ± 0.5	_	5.0	5.0	ns
Minimum set-up time			3.3 ± 0.3	_	3.5	3.5	
(SI-SCK)	t _s	_	5.0 ± 0.5	_	3.0	3.0	ns
Minimum set-up time			3.3 ± 0.3	_	8.0	8.5	
(SCK-RCK)	t _s	_	5.0 ± 0.5	_	5.0	5.0	ns
Minimum set-up time			3.3 ± 0.3	_	8.0	9.0	
(SCLR-RCK)	t _s	_	5.0 ± 0.5	_	5.0	5.0	ns
Minimum hold time			3.3 ± 0.3	_	1.5	1.5	
(SI-SCK)	t _h	_	5.0 ± 0.5	_	2.0	2.0	ns
Minimum hold time			3.3 ± 0.3	_	0	0	
(SCK-RCK)	t _h	_	5.0 ± 0.5	_	0	0	ns
Minimum hold time	4.		3.3 ± 0.3	_	0	0	20
(SCLR-RCK)	t _h	_	5.0 ± 0.5	_	0	0	ns
Minimum removal time			3.3 ± 0.3	_	3.0	3.0	
(SCLR)	t _{rem}	_	5.0 ± 0.5	_	2.5	2.5	ns



AC Characteristics (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Те	st Condition		Ta = 25°C			Ta = -40 to 85°C		Unit
	5,		V _{CC} (V)	C _L (pF)	Min	Тур.	Max	Min	Max	
			3.3 ± 0.3	15	_	8.8	13.0	1.0	15.0	ns
Propagation delay time	t _{pLH}			50	_	11.3	16.5	1.0	18.5	
(SCK-QH')	t _{pHL}		5.0 ± 0.5	15	_	6.2	8.2	1.0	9.4	115
,			5.0 ± 0.5	50	I	7.7	10.2	1.0	11.4	
			3.3 ± 0.3	15	ı	8.4	12.8	1.0	13.7	
Propagation delay time	t		3.3 1 0.3	50		10.9	16.3	1.0	17.2	ne
(SCLR-QH')	t _{pHL}		50+05	15	ı	5.9	8.0	1.0	9.1	ns
			5.0 ± 0.5	50	_	7.4	10.0	1.0	11.1	
			3.3 ± 0.3	15	ı	7.7	11.9	1.0	13.5	- ns
Propagation delay time	t _{pLH} t _{pHL}	_		50		10.2	15.4	1.0	17.0	
(RCK-Q _n)			5.0 ± 0.5	15	ı	5.4	7.4	1.0	8.5	
,				50	I	6.9	9.4	1.0	10.5	
	t _{pZL}	R _L = 1 kΩ	3.3 ± 0.3	15	1	7.5	11.5	1.0	13.5	- ns
Output enable time				50	I	9.0	15.0	1.0	17.0	
Output chable time			5.0 ± 0.5	15	1	4.8	8.6	1.0	10.0	
				50	I	8.3	10.6	1.0	12.0	
Output disable time	t _{pLZ}	R _L = 1 kΩ	3.3 ± 0.3	50	1	12.1	15.7	1.0	16.2	ns
Output disable time	t _{pHZ}		5.0 ± 0.5	50	_	7.6	10.3	1.0	11.0	115
			3.3 ± 0.3	15	80	150	_	70	_	- MHz
Maximum clock	f		3.3 ± 0.3	50	55	130	_	50	_	
frequency	f _{max}	_	5.0 ± 0.5	15	135	185	_	115	_	
			5.0 ± 0.5	50	95	155	_	85	_	
Input capacitance	C _{IN}				ı	4	10	_	10	pF
Output capacitance	C _{OUT}				1	6	_	_	_	pF
Power dissipation capacitance	C _{PD}			(Note)	1	87	_	_	_	pF

Note: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:


$$I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$



Noise Characteristics (input: tr = tf = 3 ns)


Characteristics	Symbol	Test Condition		Ta = 25°C		Unit
Characteristics	Symbol	Test Condition	V _{CC} (V)	Тур.	Limit	Offic
Quiet output maximum dynamic V _{OL}	V _{OLP}	C _L = 50 pF	5.0	0.8	1.0	٧
Quiet output minimum dynamic V _{OL}	V _{OLV}	C _L = 50 pF	5.0	-0.8	-1.0	V
Minimum high level dynamic input voltage	V _{IHD}	C _L = 50 pF	5.0	_	3.5	٧
Maximum low level dynamic input voltage	V _{ILD}	C _L = 50 pF	5.0	_	1.5	V

Input Equivalent Circuit



Package Dimensions


SOP16-P-300-1.27A Unit: mm



Weight: 0.18 g (typ.)



Package Dimensions (Note)




Note: This package is not available in Japan.

Weight: 0.13 g (typ.)




Package Dimensions



Weight: 0.06 g (typ.)

Package Dimensions

VSSOP16-P-0030-0.50 Unit: mm



Weight: 0.02 g (typ.)

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
 manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
 may result from its use. No license is granted by implication or otherwise under any patents or other rights of
 TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.