

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VHCV373FT, TC74VHCV373FK

Octal Schmitt D-Type Latch with 3-State Output

The TC74VHCV373 is an advanced high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input (\overline{OE}).

When the \overline{OE} input is high, the eight outputs are in a high impedance state.


Input pin have hysteresis between the positive-going and negative-going thresholds. Thus the TC74VHCV373 are capable of squaring up transitions of slowly changing input signals and provides an improved noise immunity.

Input protection and output circuit ensure that 0 to 5.5 V can be applied to the input and output (^{Note}) pins without regard to the supply voltage. These structure prevents device destruction due to mismatched supply and input/output voltages such as battery back up, hot board insertion, etc.

Note: Output in off-state

Features

- High speed: $t_{pd} = 5.4$ ns (typ.) at $V_{CC} = 5$ V
- Low power dissipation: $I_{CC} = 2$ μ A (max) at $T_a = 25^\circ\text{C}$
- Wide operating voltage range: $V_{CC}(\text{opr}) = 1.8$ V to 5.5 V
- Output current: $|I_{OH}|/I_{OL} = 16$ mA (min) ($V_{CC} = 4.5$ V)
- Available in TSSOP and VSSOP (US)
- Power-down protection provided on all inputs and outputs
- Pin and function compatible with the 74 series (74AC/VHC/HC/F/ALS/LS etc.) 373 typ




Weight

TSSOP20-P-0044-0.65A : 0.08 g (typ.)

VSSOP20-P-0030-0.50 : 0.03 g (typ.)

Pin Assignment



Truth Table


Inputs			Output
\overline{OE}	LE	D	
H	X	X	Z
L	L	X	Q_n
L	H	L	L
L	H	H	H

X: Don't care

Z: High impedance

Q_n : Q outputs are latched at the time when the LE input is taken to a low logic level.

System Diagram



Absolute Maximum Ratings (Note1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V_{CC}	-0.5 to 7.0	V
DC input voltage	V_{IN}	-0.5 to 7.0	V
DC output voltage	V_{OUT}	-0.5 to 7.0 (Note 2)	V
		-0.5 to $V_{CC} + 0.5$ (Note 3)	
Input diode current	I_{IK}	-50	mA
Output diode current	I_{OK}	± 50 (Note 4)	mA
DC output current	I_{OUT}	± 50	mA
Power dissipation	P_D	180	mW
DC V_{CC} /ground current	I_{CC}/I_{GND}	± 100	mA
Storage temperature	T_{stg}	-65 to 150	$^{\circ}C$

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: Output in off-state

Note 3: High or low state. I_{OUT} absolute maximum rating must be observed.

Note 4: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$

Operating Ranges (Note1)

Characteristics	Symbol	Rating	Unit
Power supply voltage	V_{CC}	1.8 to 5.5	V
Input voltage	V_{IN}	0 to 5.5	V
Output voltage	V_{OUT}	0 to 5.5 (Note 2)	V
		0 to V_{CC} (Note 3)	
Operating temperature	T_{opr}	-40 to 85	$^{\circ}C$
Input rise and fall time	dt/dv	0 to 20 ($V_{CC} = 3.3 \pm 0.3 V$) 0 to 1 ($V_{CC} = 5 \pm 0.5 V$)	ms/V

Note 1: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.

Note 2: Output in off-state

Note 3: High or low state.

Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition	Ta = 25°C			Ta = -40 to 85°C		Unit		
			V _{CC} (V)	Min	Typ.	Max	Min		Max	
Positive threshold voltage	V _P	—	1.8	—	—	1.65	—	1.65	V	
			2.3	—	—	1.85	—	1.85		
			3.0	—	—	2.20	—	2.20		
			4.5	—	—	3.15	—	3.15		
			5.5	—	—	3.85	—	3.85		
Negative threshold voltage	V _N	—	1.8	0.15	—	—	0.15	—	V	
			2.3	0.45	—	—	0.45	—		
			3.0	0.90	—	—	0.90	—		
			4.5	1.35	—	—	1.35	—		
			5.5	1.65	—	—	1.65	—		
Hysteresis voltage	V _H	—	1.8	0.15	—	1.05	0.15	1.05	V	
			2.3	0.20	—	1.10	0.20	1.10		
			3.0	0.30	—	1.20	0.30	1.20		
			4.5	0.40	—	1.40	0.40	1.40		
			5.5	0.50	—	1.60	0.50	1.60		
High-level output voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50 μA	1.8	1.7	1.8	—	1.7	—	V
			I _{OH} = -8 mA	3.0	2.9	3.0	—	2.9	—	
			I _{OH} = -16 mA	4.5	4.4	4.5	—	4.4	—	
				3.0	2.58	—	—	2.48	—	
Low-level output voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 50 μA	1.8	—	0.0	0.1	—	0.1	V
			I _{OL} = 8 mA	3.0	—	—	0.36	—	0.44	
			I _{OL} = 16 mA	4.5	—	—	0.44	—	0.55	
				3.0	—	—	0.1	—	0.1	
3-state output off-state current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 5.5V	1.8 to 5.5	—	—	±0.5	—	±5.0	μA	
Power-off leakage current	I _{OFF}	V _{IN} /V _{OUT} = 5.5 V	0	—	—	0.5	—	5.0	μA	
Input leakage current	I _{IN}	V _{IN} = 5.5 V or GND	0 to 5.5	—	—	±0.1	—	±1.0	μA	
Quiescent supply current	I _{CC}	V _{IN} = V _{CC} or GND	5.5	—	—	2.0	—	20.0	μA	

Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition	Ta = 25°C		Ta = -40 to 85°C	Unit	
			V _{CC} (V)	Typ.	Limit		Limit
Minimum pulse width (LE)	t_w (H)	—	2.5 ± 0.2	—	6.0	6.5	ns
			3.3 ± 0.3	—	5.0	5.0	
			5.0 ± 0.5	—	5.0	5.0	
Minimum set-up time	t_s	—	2.5 ± 0.2	—	4.5	5.0	ns
			3.3 ± 0.3	—	4.0	4.0	
			5.0 ± 0.5	—	4.0	4.0	
Minimum hold time	t_h	—	2.5 ± 0.2	—	1.5	1.5	ns
			3.3 ± 0.3	—	1.0	1.0	
			5.0 ± 0.5	—	1.0	1.0	

AC Electrical Characteristics (input: $t_r = t_f = 3$ ns)

Characteristics	Symbol	Test Condition	Ta = 25°C			Ta = -40 to 85°C		Unit			
			V _{CC} (V)	C _L (pF)	Min	Typ.	Max		Min	Max	
Propagation delay time (LE-Q)	t_{pLH} t_{pHL}	—	2.5 ± 0.2	15	—	10.7	15.7	1.0	19.0	ns	
				50	—	13.5	19.3	1.0	22.0		
			3.3 ± 0.3	15	—	7.4	11.0	1.0	13.0		ns
				50	—	9.5	14.5	1.0	16.5		
			5.0 ± 0.5	15	—	5.4	7.2	1.0	8.5		ns
				50	—	7.1	9.2	1.0	10.5		
Propagation delay time (D-Q)	t_{pLH} t_{pHL}	—	2.5 ± 0.2	15	—	13.0	17.7	1.0	20.1	ns	
				50	—	15.5	21.1	1.0	24.1		
			3.3 ± 0.3	15	—	8.8	12.9	1.0	14.8		ns
				50	—	10.8	15.5	1.0	17.7		
			5.0 ± 0.5	15	—	6.2	7.2	1.0	8.5		ns
				50	—	8.0	9.3	1.0	10.6		
3-state output enable time	t_{pZL} t_{pZH}	R _L = 1 kΩ	2.5 ± 0.2	15	—	9.4	15.8	1.0	19.0	ns	
				50	—	12.3	18.8	1.0	22.0		
			3.3 ± 0.3	15	—	6.5	11.4	1.0	13.5		ns
				50	—	8.7	14.9	1.0	17.0		
			5.0 ± 0.5	15	—	4.5	8.1	1.0	9.5		ns
				50	—	6.2	10.1	1.0	11.5		
3-state output disable time	t_{pLZ} t_{pHZ}	R _L = 1 kΩ	2.5 ± 0.2	50	—	14.5	17.4	1.0	19.0	ns	
			3.3 ± 0.3	50	—	10.9	13.2	1.0	15.0		
			5.0 ± 0.5	50	—	8.0	9.2	1.0	10.5		
Output to output skew	t_{osLH} t_{osHL}	(Note 1)	2.5 ± 0.2	50	—	—	1.5	—	1.5	ns	
			3.3 ± 0.3	50	—	—	1.5	—	1.5		
			5.0 ± 0.5	50	—	—	1.0	—	1.0		
Input capacitance	C _{IN}	—	—	—	4	10	—	10	pF		
Output capacitance	C _{OUT}	—	—	—	6	—	—	—	pF		
Power dissipation capacitance	C _{PD}	—	(Note 2)	—	21	—	—	—	pF		

Note 1: Parameter guaranteed by design.

$$t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|$$

Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per latch)}$$

And the total C_{PD} when n pcs. of Latch operate can be gained by the following equation:

$$C_{PD} \text{ (total)} = 11 + 10 \cdot n$$


Noise Characteristics (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition	Ta = 25°C			Unit
			V _{CC} (V)	Typ.	Max	
Quiet output maximum dynamic V _{OL}	V _{OLP}	C _L = 50 pF	3.3	0.3	—	V
			5.0	0.7	—	
Quiet output minimum dynamic V _{OL}	V _{OLV}	C _L = 50 pF	3.3	-0.1	—	V
			5.0	-0.4	—	
Minimum high level dynamic input voltage	V _{IHD}	C _L = 50 pF	5.0	—	3.5	V
Maximum low level dynamic input voltage	V _{ILD}	C _L = 50 pF	5.0	—	1.5	V

Package Dimensions

TSSOP20-P-0044-0.65A

Unit: mm




Weight: 0.08 g (typ.)

Package Dimensions

VSSOP20-P-0030-0.50

Unit: mm



Weight: 0.03 g (typ.)

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.