

# 1 pC Charge Injection, 100 pA Leakage CMOS $\pm 5$ V/5 V/3 V 4-Channel Multiplexer

ADG604

#### **FEATURES**

1 pC Charge Injection (Over the Full Signal Range)  $\pm 2.7$  V to  $\pm 5.5$  V Dual Supply 2.7 V to 5.5 V Single Supply Automotive Temperature Range:  $-40^{\circ}$ C to  $+125^{\circ}$ C 100 pA Max @ 25°C Leakage Currents 85  $\Omega$  Typ On Resistance Rail-to-Rail Operation Fast Switching Times Typical Power Consumption (<0.1  $\mu$ W) TTL/CMOS Compatible Inputs 14-Lead TSSOP Package

#### **APPLICATIONS**

Automatic Test Equipment
Data Acquisition Systems
Battery-Powered Instruments
Communication Systems
Sample and Hold Systems
Remote-Powered Equipment
Audio and Video Signal Routing
Relay Replacement
Avionics


#### **GENERAL DESCRIPTION**

The ADG604 is a CMOS analog multiplexer, comprising four single channels. It operates from a dual supply of  $\pm 2.7$  V to  $\pm 5.5$  V, or from a single supply of 2.7 V to 5.5 V.

The ADG604 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. A Logic "0" on the EN pin disables the device.

The ADG604 offers ultralow charge injection of  $\pm 1.5$  pC over the entire signal range and leakage currents of 10 pA typical at 25°C. It offers on resistance of 85  $\Omega$  typ, which is matched to within 2  $\Omega$  between channels. The ADG604 also has low power dissipation yet gives high switching speeds. The ADG604 is available in a 14-lead TSSOP package.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- 1. Ultralow Charge Injection (Q  $_{INJ}$ :  $\pm 1.5$  pC Typ over the Full Signal Range)
- 2. Leakage Current <0.5 nA max @ 85°C
- 3. Dual  $\pm 2.7$  V to  $\pm 5.5$  V or Single 2.7 V to 5.5 V Supply
- 4. Fully Specified to 125°C
- 5. Small 14-Lead TSSOP Package

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2002

# ADG604-SPECIFICATIONS

 $\textbf{DUAL SUPPLY}^{1} \quad (\textbf{V}_{DD} = +5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{V}_{SS} = -5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{GND} = 0 \ \textbf{V}. \ \textbf{All specifications} \ -40^{\circ} \textbf{C} \ to \ +125^{\circ} \textbf{C} \ unless \ otherwise \ noted.)$ 

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{SS}$ to $V_{DD}$	V	
					$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance (R <sub>ON</sub> )	85	1.40	160	ΩTyp	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA},$
On Resistance Match Between	115	140	160	Ω Max	Test Circuit 1
Channels ( $\Delta R_{ON}$ )	2			ΩТур	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA}$
(=140N)	4	5.5	6.5	Ω Max	13 = 3 1) 23 2 2 2 2
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	25			ΩТур	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA}$
	40	55	60	Ω Max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA Typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V},$
	±0.1	$\pm 0.25$	$\pm 4$	nA Max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01		1.0	nA Typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V},$
Channel ON Leakage I <sub>D,</sub> I <sub>S</sub> (ON)	±0.1 ±0.01	±0.5	±8	nA Max nA Typ	Test Circuit 2 $V_S = V_D = \pm 4.5 \text{ V}$ , Test Circuit 3
Chamier Oil Leakage ID, IS (Oil)	$\pm 0.01$ $\pm 0.1$	±0.5	±10	nA Max	vs - vb - ±4.5 v, 1est Cheuit 5
DICITAL DIDITE				1111111111	
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub>			2.4	V Min	
Input Low Voltage, $V_{INL}$			0.8	V Max	
Input Current			0.0	11144	
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μА Тур	$V_{IN} = V_{INL}$ or $V_{INH}$
			$\pm 0.1$	μΑ Max	
C <sub>IN</sub> , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
Transition Time	70			ns Typ	$V_{S1} = +3 \text{ V}, V_{S4} = -3 \text{ V}, R_L = 300 \Omega,$
. P. 11	100	120	150	ns Max	$C_L = 35 \text{ pF}$ , Test Circuit 4
t <sub>ON</sub> Enable	80 105	130	150	ns Typ ns Max	$R_L = 300 \Omega$ , $C_L = 35 pF$
t <sub>OFF</sub> Enable	30	150	150	ns Typ	$V_S = 3 \text{ V}$ , Test Circuit 6 $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
toff Endoic	45	55	65	ns Max	$V_S = 3 \text{ V, Test Circuit } 6$
Break-Before-Make Time Delay, t <sub>BBM</sub>	20			ns Typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ,
·			10	ns Min	$V_{S1} = V_{S2} = 3 \text{ V}$ , Test Circuit 5
Charge Injection	-1			pC Typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{nF}, \text{Test Circuit } 7$
Off Isolation	-75			dB Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
Channal to Channal Crosstalls	-70			dD Trm	Test Circuit 8
Channel-to-Channel Crosstalk	-70			dB Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Test Circuit 10
Bandwidth –3 dB	280			MHz Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9
C <sub>S</sub> (OFF)	5			pF Typ	f = 1 MHz
$C_D$ (OFF)	17			pF Typ	f = 1 MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					$V_{\rm DD}$ = +5.5 V, $V_{\rm SS}$ = -5.5 V
$ m I_{DD}$	0.001			μА Тур	Digital Inputs = $0 \text{ V}$ or $5.5 \text{ V}$
	0.001		1.0	μA Max	<b>.</b>
Iss	0.001		1.0	μΑ Тур	Digital Inputs = 0 V or 5.5 V
			1.0	μA Max	

NOTES

 $<sup>^1</sup>Y$  Version Temperature Range:  $-40^{\circ}C$  to  $+125^{\circ}C$ 

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

 $\textbf{SINGLE SUPPLY}^{1} \ \, (\textit{V}_{DD} = 5 \ \textit{V} \ \pm \ 10\%, \, \textit{V}_{SS} = 0 \ \textit{V}, \, \textit{GND} = 0 \ \textit{V}. \, \, \textit{All specifications} \ -40^{\circ}\textrm{C} \ to \ +125^{\circ}\textrm{C} \ unless \ otherwise \ noted.)$ 

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to $V_{DD}$	V	
			DD		$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance (R <sub>ON</sub> )	210			ΩТур	$V_S = 3.5 \text{ V}, I_S = -1 \text{ mA},$
	290	350	380	Ω Max	Test Circuit 1
On Resistance Match Between					
Channels ( $\Delta R_{ON}$ )	3			ΩТур	$V_S = 3.5 \text{ V}, I_S = -1 \text{ mA}$
		12	13	Ω Max	
LEAKAGE CURRENTS					V <sub>DD</sub> = 5.5 V
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA Typ	$V_{\rm DD} = 3.5 \text{ V}$ $V_{\rm S} = 1 \text{ V}/4.5 \text{ V}, V_{\rm D} = 4.5 \text{ V}/1 \text{ V},$
Source Off Leakage Is (Off)	$\pm 0.01$	±0.25	$\pm 4$	nA Max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.11$	±0.23	±4	nA Typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$
Diam Off Leakage ID (Off)	$\pm 0.01$	±0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.11$	±0.9	±0	nA Typ	$V_S = V_D = 4.5 \text{ V/1 V},$
Chamile On Leakage ID, IS (OIV)	$\pm 0.01$	±0.5	10	nA Typ	$V_S - V_D - 4.5 \text{ V/I V},$ Test Circuit 3
	10.1		10	IIA Iviax	Test chedit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.4	V Min	
Input Low Voltage, V <sub>INL</sub>			0.8	V Max	
Input Current					
$I_{INL}$ or $I_{INH}$	0.005			μА Тур	$V_{IN} = V_{INL}$ or $V_{INH}$
			$\pm 0.1$	μΑ Max	
C <sub>IN</sub> , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
Transition Time	90			ns Typ	$V_{S1} = 3 \text{ V}, V_{S4} = 0 \text{ V}, R_{L} = 300 \Omega,$
	150	185	210	ns Max	C <sub>L</sub> = 35 pF, Test Circuit 4
t <sub>ON</sub> Enable	105			ns Typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
	150	190	220	ns Max	$V_S = 3 \text{ V}$ , Test Circuit 6
t <sub>OFF</sub> Enable	45			ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
	70	80	90	ns Max	$V_S = 3 \text{ V}$ , Test Circuit 6
Break-Before-Make Time Delay, t <sub>BBM</sub>	30			ns Typ	$R_L = 300 \Omega, C_L = 35 pF,$
			10	ns Min	$V_{S1} = V_{S2} = 3 \text{ V}$ , Test Circuit 5
Charge Injection	0.3			pC Typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ,
					Test Circuit 7
Off Isolation	-65			dB Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
					Test Circuit 8
Channel-to-Channel Crosstalk	-70			dB Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
					Test Circuit 10
Bandwidth -3 dB	250			MHz Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9
$C_{S}$ (OFF)	5			pF Typ	f = 1 MHz
$C_D$ (OFF)	17			pF Typ	f = 1 MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1  MHz
POWER REQUIREMENTS					V <sub>DD</sub> = 5.5 V
-					Digital Inputs = 0 V or 5.5 V
$I_{\mathrm{DD}}$	0.001			μА Тур	
			1.0	μΑ Max	

#### NOTES

Specifications subject to change without notice.

REV. 0 -3-

¹Y Version Temperature Range: −40°C to +125°C

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

# **ADG604—SPECIFICATIONS**

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to $V_{\mathrm{DD}}$	V	
On Resistance (R <sub>ON</sub> )	380	420	460	ΩТур	$V_{\rm DD} = 2.7 \text{ V}, V_{\rm SS} = 0 \text{ V}$ $V_{\rm S} = 1.5 \text{ V}, I_{\rm S} = -1 \text{ mA},$ Test Circuit 1
On Resistance Match Between Channels ( $\Delta R_{ON}$ )			5	ΩТур	$V_S = 1.5 \text{ V}, I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 3.3 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA Typ	$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V},$
	±0.1	$\pm 0.25$	$\pm 4$	nA Max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA Typ	$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V},$
	±0.1	±0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01			nA Typ	$V_{S} = V_{D} = 1 \text{ V/3 V},$
	±0.1	±0.5	±10	nA Max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V Min	
Input Low Voltage, V <sub>INL</sub>			0.8	V Max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μА Тур	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			$\pm 0.1$	μΑ Max	
C <sub>IN</sub> , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
Transition Time	170			ns Typ	$V_{S1} = 2 \text{ V}, V_{S4} = 0 \text{ V}, R_{L} = 300 \Omega,$
	320	390	450	ns Max	C <sub>L</sub> = 35 pF, Test Circuit 4
t <sub>ON</sub> Enable	180			ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
	250	265	390	ns Max	$V_S = 2 V$ , Test Circuit 6
t <sub>OFF</sub> Enable	100			ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
	160	205	225	ns Max	$V_S = 2 V$ , Test Circuit 6
Break-Before-Make Time Delay, $t_{BBM}$	100			ns Typ	$R_L = 300 \Omega, C_L = 35 pF,$
			10	ns Min	$V_{S1} = V_{S2} = 2 \text{ V}$ , Test Circuit 5
Charge Injection	0.3			pC Typ	$V_S = 0 \text{ V to } 3.3 \text{ V}, R_S = 0 \Omega, C_L = 1 \mu\text{F},$
Off Isolation	_65			dB Typ	Test Circuit 7 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
					Test Circuit 8
Channel-to-Channel Crosstalk	70			dB Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Test Circuit 10
Bandwidth –3 dB	250			MHz Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9
C <sub>S</sub> (OFF)	5			pF Typ	f = 1 MHz
$C_{\rm D}$ (OFF)	17			pF Typ	f = 1  MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = 3.3 \text{ V}$
т	0.001			4 75	Digital Inputs = 0 V or 3.3 V
$I_{\mathrm{DD}}$	0.001		1.0	μΑ Тур	
			1.0	μA Max	

NOTES  $^{1}$ Y Version Temperature Range:  $-40^{\circ}$ C to  $+125^{\circ}$ C

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = 25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to $V_{SS}$
$V_{DD}$ to GND0.3 V to +6.5 V
$V_{SS}$ to GND +0.3 V to -6.5 V
Analog Inputs <sup>2</sup> $V_{SS}$ –0.3 V to $V_{DD}$ + 0.3 V
Digital Inputs <sup>2</sup> 0.3 V to $V_{DD}$ + 0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D 20 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D 10 mA
Operating Temperature Range
Automotive (Y Version)40°C to +125°C
Storage Temperature Range65°C to +150°C

Junction Temperature 150°C
TSSOP Package
$\theta_{IA}$ Thermal Impedance
$\theta_{JC}$ Thermal Impedance
Lead Temperature, Soldering (10 seconds) 300°C
IR Reflow, Peak Temperature 220°C


<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at EN, A0, A1, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **ORDERING GUIDE**

Model Option	Temperature Range	Package Description	Package
ADG604YRU	−40°C to +125°C	Thin Shrink Small Outline (TSSOP)	RU-14

#### PIN CONFIGURATION



#### Table I. Truth Table

A0	EN	ON Switch
X	0	None
0	1	1
1	1	2
0	1	3
1	1	4

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG604 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -5-

### **ADG604**


#### **TERMINOLOGY**

 $V_{DD}$ Most Positive Power Supply Potential  $V_{SS}$ Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to ground at the device. **GND** Ground (0 V) Reference Positive Supply Current  $I_{DD}$ Negative Supply Current  $I_{SS}$ S Source Terminal. May be an input or output. D Drain Terminal. May be an input or output. Ohmic Resistance between D and S Ron  $\Delta R_{ON}$ On Resistance Match between any two channels, i.e., R<sub>ON</sub> Max – R<sub>ON</sub> Min Flatness is defined as the difference between the maximum and minimum value of On resistance as measured R<sub>FLAT(ON)</sub> over the specified analog signal range. Source Leakage Current with the Switch "OFF" I<sub>S</sub> (OFF) I<sub>D</sub> (OFF) Drain Leakage Current with the Switch "OFF"  $I_D$ ,  $I_S$  (ON) Channel Leakage Current with the Switch "ON"  $V_D, V_S$ Analog Voltage on Terminals D, S Maximum Input Voltage for Logic "0"  $V_{INL}$  $V_{\text{INH}}$ Minimum Input Voltage for Logic "1"  $I_{INL}$   $(I_{INH})$ Input Current of the Digital Input C<sub>S</sub> (OFF) Channel Input Capacitance for "OFF" Condition C<sub>D</sub> (OFF) Channel Output Capacitance for "OFF" Condition  $C_D, C_S(ON)$ "On" Switch Capacitance Digital Input Capacitance  $C_{IN}$ ton (EN) Delay time between the 50% and 90% points of the digital input and switch "ON" condition. Delay time between the 50% and 90% points of the digital input and switch "OFF" condition.  $t_{OFF}$  (EN) Delay time between the 50% and 90% points of the digital input and switch "ON" condition when switching **t**TRANSITION from one address state to another. "OFF" time or "ON" time measured between the 80% points of both switches, when switching from one address  $t_{BBM}$ state to another. A measure of the glitch impulse transferred from the digital input to the analog output during switching. Charge Injection Crosstalk A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.


Off Isolation A measure of unwanted signal coupling through an "On" switch.

Bandwidth Frequency Response of the "On" Switch
Insertion Loss Loss Due to the On Resistance of the Switch


# **Typical Performance Characteristics—ADG604**




TPC 1. On Resistance vs.  $V_D$  ( $V_S$ ), Dual Supply




TPC 2. On Resistance vs.  $V_D$  ( $V_S$ ), Single Supply




TPC 3. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply



TPC 4. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




TPC 5. Leakage Currents vs. Temperature, Dual Supply




TPC 6. Leakage Currents vs. Temperature, Single Supply

REV. 0 -7-


### **ADG604**




TPC 7. Charge Injection vs. Source Voltage




TPC 8.  $t_{ON}/t_{OFF}$  Times vs. Temperature



TPC 9. Off Isolation vs. Frequency




TPC 10. Crosstalk vs. Frequency




TPC 11. On Response vs. Frequency


# **Test Circuits**




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage



Test Circuit 4. Switching Time of Multiplexer, t<sub>TRANSITION</sub>




Test Circuit 5. Break-Before-Make Delay, t<sub>BBM</sub>




Test Circuit 6. Enable Delay,  $t_{ON}$  (EN),  $t_{OFF}$  (EN)


# **ADG604**




Test Circuit 7. Charge Injection



Test Circuit 8. Off Isolation



Test Circuit 9. Bandwidth




Test Circuit 10. Channel-to-Channel Crosstalk

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 14-Lead TSSOP Package (RU-14)



REV. 0 -11-