

# I<sup>2</sup>C<sup>®</sup>-Compatible, Wide Bandwidth, Hex 2:1 Multiplexer

# ADG796A

#### **FEATURES**

Bandwidth: 325 MHz

Low insertion loss and on resistance: 2.6  $\Omega$  typical On resistance flatness: 0.3  $\Omega$  typical Single 3 V/5 V supply operation 3.3 V analog signal range (5 V supply, 75  $\Omega$  load) Low quiescent supply current: 1 nA typical Fast switching times: ton = 186 ns, toFF = 177 ns I<sup>2</sup>C-compatible interface Compact 24-lead LFCSP ESD protection 4 kV human body model 200 V machine model 1 kV field-induced charged device model

#### **APPLICATIONS**

S-Video RGB/YPbPr video switches HDTV Projection TV DVD-R/RW AV receivers

#### **GENERAL DESCRIPTION**

The ADG796A is a monolithic CMOS device comprising six 2:1 multiplexer/demultiplexers controlled by a standard I<sup>2</sup>C serial interface. The CMOS process provides ultralow power dissipation, yet offers high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range, and wide bandwidth ensures excellent linearity and low distortion. These features, combined with a wide input signal range, make the ADG796A the ideal switching solution for a wide range of TV applications including S-Video, YPbPr, and RGB video switches.


The switches conduct equally well in both directions when on. In the off condition, signal levels up to the supplies are blocked. The ADG796A switches exhibit break-before-make switching action.

The integrated I<sup>2</sup>C interface provides a large degree of flexibility in the system design. It has two user adjustable I<sup>2</sup>C address pins that allow up to four devices on the same bus. This allows the user to expand the capability of the device by increasing the size of the switching array.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### FUNCTIONAL BLOCK DIAGRAM



The ADG796A operates from a single 3 V or 5 V supply voltage and is available in a compact 4 mm  $\times$  4 mm body, 24-lead, Pb-free LFCSP.

#### **PRODUCT HIGHLIGHTS**

- 1. Wide bandwidth: 325 MHz.
- 2. Ultralow power dissipation.
- 3. Extended input signal range.
- 4. Integrated I<sup>2</sup>C serial interface.
- 5. Compact 4 mm × 4 mm, 24-lead, Pb-free LFCSP.
- 6. ESD protection tested as per ESD Association standards:
  - 4 kV HBM (ANSI/ESD STM5.1-2001)
  - 200 V MM (ANSI/ESD STM5.2-1999)
  - 1 kV FICDM (ANSI/ESD STM5.3.1-1999)

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

## **TABLE OF CONTENTS**

Features 1
Applications
Functional Block Diagram 1
General Description
Product Highlights 1
Revision History
Specifications
I <sup>2</sup> C Timing Specifications7
Absolute Maximum Ratings
ESD Caution9
Pin Configuration and Function Descriptions10
Typical Performance Characteristics
Test Circuits

Terminology16
Theory of Operation17
I <sup>2</sup> C Serial Interface17
I <sup>2</sup> C Address
Write Operation17
LDSW Bit19
Power On/Software Reset19
Read Operation19
Evaluation Board 20
Using the ADG796A Evaluation Board 20
Outline Dimensions
Ordering Guide

### **REVISION HISTORY**

7/06—Revision 0: Initial Version

### **SPECIFICATIONS**

 $V_{\text{DD}}$  = 5 V  $\pm$  10%, GND = 0 V,  $T_{\text{A}}$  = –40°C to +85°C, unless otherwise noted.

#### Table 1.

Parameter	Conditions	Min	Typ1	Мах	Unit
ANALOG SWITCH					
Analog Signal Range <sup>2</sup>	$V_S = V_{DD}$ , $R_L = 1 M\Omega$	0		4	V
	$V_S = V_{DD}, R_L = 75 \Omega$	0		3.3	V
On Resistance, Ron	$V_D = 0 V$ , $I_{DS} = -10 mA$ , see Figure 18		2.2	3.5	Ω
	$V_D = 0 V$ to 1 V, $I_{DS} = -10 \text{ mA}$ , see Figure 18			4	Ω
On Resistance Matching Between Channels, $\Delta R_{ON}$	$V_D = 0 V I_{DS} = -10 mA$		0.15	0.5	Ω
	$V_D = 1 V I_{DS} = -10 mA$			0.6	Ω
On Resistance Flatness, R <sub>FLAT(ON)</sub>	$V_D = 0 V$ to 1 V, $I_{DS} = -10 \text{ mA}$		0.3	0.55	Ω
LEAKAGE CURRENTS					
Source Off Leakage (Is(OFF))	$V_D = 4 V/1 V$ , $V_S = 1 V/4 V$ , see Figure 19		±0.25		nA
Drain Off Leakage (I <sub>D(OFF)</sub> )	$V_D = 4 V/1 V$ , $V_s = 1 V/4 V$ , see Figure 19		±0.25		nA
Channel On Leakage (I <sub>D(ON)</sub> , I <sub>S(ON)</sub> )	$V_D = V_S = 4 V/1 V$ , see Figure 20		±0.25		nA
DYNAMIC CHARACTERISTICS <sup>3</sup>					
ton, tenable	$C_L = 35 \text{ pF}, R_L = 50 \Omega, V_S = 2 \text{ V}, \text{ see Figure 24}$		186	250	ns
toff, toisable	$C_L = 35 \text{ pF}, R_L = 50 \Omega, V_S = 2 \text{ V}, \text{ see Figure 24}$		177	240	ns
Break-Before-Make Time Delay, t <sub>D</sub>	$C_L = 35 \text{ pF}, R_L = 50 \Omega, V_{51} = V_{52} = 2 V,$ see Figure 25	1	3		ns
Off Isolation	$f = 10 \text{ MHz}$ , $R_{L} = 50 \Omega$ , see Figure 22		-60		dB
Channel-to-Channel Crosstalk	$f = 10 \text{ MHz}$ , $R_L = 50 \Omega$ , see Figure 23				
Same Multiplexer			-55		dB
Different Multiplexer			-70		dB
–3 dB Bandwidth	$R_L = 50 \Omega$ , see Figure 21		325		MHz
THD + N	$R_L = 100 \Omega$		0.14		%
Charge Injection	$C_L = 1 \text{ nF}, V_S = 0 \text{ V}, \text{ see Figure 26}$		5		рC
C <sub>S(OFF)</sub>			10		pF
C <sub>D(OFF)</sub>			13		pF
CD(ON), CS(ON)			27		pF
Power Supply Rejection Ratio, PSRR	f = 20  kHz		70		dB
Differential Gain Error	CCIR330 test signal		0.32		%
Differential Phase Error	CCIR330 test signal		0.44		Degrees
LOGIC INPUTS (A0, A1, A2) <sup>3</sup>					
Input High Voltage, V <sub>INH</sub>		2.0			v
Input Low Voltage, VINL				0.8	v
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	$V_{IN} = 0 V \text{ to } V_{DD}$		0.005	±1	μA
Input Capacitance, C <sub>IN</sub>			3		pF
LOGIC INPUTS (SCL, SDA) <sup>3</sup>					-
Input High Voltage, VINH		$0.7 \times V_{DD}$		V <sub>DD</sub> + 0.3	v
Input Low Voltage, VINL		-0.3		$+0.3 \times V_{DD}$	v
Input Leakage Current, I <sub>IN</sub>	$V_{IN} = 0 V \text{ to } V_{DD}$		+0.005	±1	μA
Input Hysteresis			$0.05 \times V_{\text{DD}}$		v
Input Capacitance, C <sub>IN</sub>			3		рF
LOGIC OUTPUTS <sup>3</sup>					
SDA Pin					
Output Low Voltage, Vol	$I_{SINK} = 3 \text{ mA}$			0.4	v
	$I_{\text{SINK}} = 6 \text{ mA}$			0.6	V
Floating State Leakage Current				±1	μA
				10	pF

Parameter	Conditions	Min	<b>Typ</b> <sup>1</sup>	Max	Unit
POWER REQUIREMENTS					
l <sub>DD</sub>	Digital inputs = 0 V or $V_{DD}$ , I <sup>2</sup> C interface inactive		0.001	1	μΑ
	$I^2C$ interface active, $f_{SCL} = 400 \text{ kHz}$			0.2	mA
	$I^{2}C$ interface active, $f_{SCL} = 3.4$ MHz			0.7	mA

<sup>1</sup>All typical values are at  $T_A = +25^{\circ}$ C, unless otherwise stated. <sup>2</sup> Guaranteed by initial characterization, not subject to production test. <sup>3</sup> Guaranteed by design, not subject to production test.

 $V_{\rm DD}$  = 3 V  $\pm$  10%, GND = 0 V,  $T_{\rm A}$  = –40°C to +85°C, unless otherwise noted.

#### Table 2.

Parameter	Conditions	Min	Typ¹	Max	Unit
ANALOG SWITCH					
Analog Signal Range <sup>2</sup>	$V_{S} = V_{DD}, R_{L} = 1 M\Omega$	0		2.2	V
	$V_S = V_{DD}$ , $R_L = 75 \Omega$	0		1.7	V
On Resistance, Ron	$V_D = 0 V$ , $I_{DS} = -10 mA$ , see Figure 18		2.2	4	Ω
	$V_D = 0$ V to 1 V, $I_{DS} = -10$ mA, see Figure 18			6	Ω
On Resistance Matching Between Channels, $\Delta R_{ON}$	$V_D = 0 V I_{DS} = -10 mA$		0.15	0.6	Ω
-	$V_{D} = 1 V I_{DS} = -10 mA$			1.1	Ω
On Resistance Flatness, R <sub>FLAT(ON)</sub>	$V_D = 0 V$ to 1 V, $I_{DS} = -10 \text{ mA}$		0.3	2.8	Ω
LEAKAGE CURRENTS					
Source Off Leakage (I <sub>S(OFF)</sub> )	$V_D = 2 V/1 V$ , $V_s = 1 V/2 V$ , see Figure 19		±0.25		nA
Drain Off Leakage (I <sub>D(OFF)</sub> )	$V_D = 2 V/1 V$ , $V_s = 1 V/2 V$ , see Figure 19		±0.25		nA
Channel On Leakage (I <sub>D(ON)</sub> , I <sub>S(ON)</sub> )	$V_D = V_S = 2 V/1 V$ , see Figure 20		±0.25		nA
DYNAMIC CHARACTERISTICS <sup>3</sup>					
t <sub>on</sub> , t <sub>enable</sub>	$C_L = 35 \text{ pF}, R_L = 50 \Omega, V_S = 2 \text{ V}, \text{ see Figure 24}$		198	270	ns
toff, tdisable	$C_L = 35 \text{ pF}, R_L = 50 \Omega, V_S = 2 \text{ V}, \text{ see Figure } 24$		195	260	ns
Break-Before-Make Time Delay, $t_{\mbox{\scriptsize D}}$	$C_L = 35 \text{ pF}, R_L = 50 \Omega, V_{S1} = V_{S2} = 2 V,$ see Figure 25	1	3		ns
Off Isolation	$f = 10 \text{ MHz}$ , $R_{L} = 50 \Omega$ , see Figure 22		-60		dB
Channel-to-Channel Crosstalk	$f = 10 \text{ MHz}$ , $R_L = 50 \Omega$ , see Figure 23				
Same Multiplexer			-55		dB
Different Multiplexer			-70		dB
–3 dB Bandwidth	$R_L = 50 \Omega$ , see Figure 21		310		MHz
THD + N	$R_L = 100 \Omega$		0.14		%
Charge Injection	$C_L = 1 \text{ nF}, V_S = 0 \text{ V}, \text{ see Figure 26}$		2.5		рC
C <sub>S(OFF)</sub>			10		pF
C <sub>D(OFF)</sub>			13		pF
C <sub>D(ON)</sub> , C <sub>S(ON)</sub>			27		pF
Power Supply Rejection Ratio, PSRR	<i>f</i> = 20 kHz		70		dB
Differential Gain Error	CCIR330 test signal		0.28		%
Differential Phase Error	CCIR330 test signal		0.28		Degrees
LOGIC INPUTS (A0, A1, A2) <sup>3</sup>					
Input High Voltage, VINH		2.0			V
Input Low Voltage, VINL				0.8	V
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	$V_{IN} = 0 V \text{ to } V_{DD}$		0.005	±1	μΑ
Input Capacitance, C <sub>IN</sub>			3		рF
LOGIC INPUTS (SCL, SDA) <sup>3</sup>					
Input High Voltage, VINH		$0.7 \times V_{\text{DD}}$		V <sub>DD</sub> + 0.3	V
Input Low Voltage, V <sub>INL</sub>		-0.3		$+0.3 \times V_{\text{DD}}$	V
Input Leakage Current, I <sub>IN</sub>	$V_{IN} = 0 V \text{ to } V_{DD}$		+0.005	±1	μΑ
Input Hysteresis			$0.05 \times V_{\text{DD}}$		V
Input Capacitance, C <sub>IN</sub>			3		pF
LOGIC OUTPUTS <sup>3</sup>					
SDA Pin					
Output Low Voltage, V <sub>OL</sub>	I <sub>SINK</sub> = 3 mA			0.4	v
	$I_{SINK} = 6 \text{ mA}$			0.6	v
Floating State Leakage Current				±1	μΑ
Floating State Output Capacitance			3		pF

Parameter	Conditions	Min	<b>Typ</b> <sup>1</sup>	Max	Unit
POWER REQUIREMENTS					
ldd	Digital inputs = 0 V or $V_{DD}$ , I <sup>2</sup> C interface inactive		0.001	1	μΑ
	$I^{2}C$ interface active, $f_{SCL} = 400 kHz$			0.1	mA
	$I^{2}C$ interface active, $f_{SCL} = 3.4MHz$			0.2	mA

<sup>1</sup>All typical values are at  $T_A = +25^{\circ}$ C, unless otherwise stated. <sup>2</sup> Guaranteed by initial characterization, not subject to production test. <sup>3</sup> Guaranteed by design, not subject to production test.

### I<sup>2</sup>C TIMING SPECIFICATIONS

 $V_{DD}$  = 2.7 V to 5.5 V; GND = 0 V;  $T_A$  = -40°C to +85°C, unless otherwise noted (see Figure 2 for timing diagram).

Table 3.


Parameter <sup>1</sup>	Conditions	Min	Max	Unit	Description
<b>f</b> <sub>SCL</sub>	Standard mode		100	kHz	Serial clock frequency
	Fast mode		400	kHz	
	High speed mode				
	$C_B = 100 \text{ pF max}$		3.4	MHz	
	$C_B = 400 \text{ pF max}$		1.7	MHz	
t <sub>1</sub>	Standard mode	4		μs	tнigн, SCL high time
	Fast mode	0.6		μs	
	High speed mode			P	
	$C_B = 100 \text{ pF max}$	60		ns	
	$C_B = 400 \text{ pF max}$	120		ns	
t <sub>2</sub>	Standard mode	4.7		μs	t <sub>LOW</sub> , SCL low time
<b>C</b> 2	Fast mode	1.3		μs	
	High speed mode	1.5		μ.,	
	$C_B = 100 \text{ pF max}$	160		ns	
	$C_B = 400 \text{ pF max}$	320		ns	
t <sub>3</sub>	Standard mode	250		ns	t <sub>su;DAT</sub> , data setup time
•3	Fast mode	100		ns	
	High speed mode	100		ns	
t4 <sup>2</sup>	Standard mode	0	3.45		t <sub>HD;DAT</sub> , data hold time
14	Fast mode	0	0.9	μs	th:bar, data noid time
	High speed mode	0	0.9	μs	
	$C_B = 100 \text{ pF max}$	0	703	20	
	$C_B = 100 \text{ pF max}$ $C_B = 400 \text{ pF max}$	0	150	ns	
+	$C_B = 400 \text{ pr max}$ Standard mode	4.7	150	ns	t sature times for a reprosted start condition
t <sub>5</sub>				μs	$t_{SU;STA}$ , setup time for a repeated start condition
	Fast mode	0.6 160		μs	
•	High speed mode Standard mode	4		ns	
t <sub>6</sub>	Fast mode	4		μs	t <sub>HD;STA</sub> , hold time (repeated) start condition
	High speed mode	160		μs	
+	Standard mode			ns	t bus free time between a step and a start condition
t <sub>7</sub>	Fast mode	4.7		μs	$t_{\text{BUF}}$ , bus free time between a stop and a start condition
•		1.3		μs	
t <sub>8</sub>	Standard mode Fast mode	4		μs	t <sub>su;sto</sub> , setup time for stop condition
		0.6		μs	
+	High speed mode	160	1000	ns	t rico time of SDA signal
t9	Standard mode	20 + 0.1 C	1000	ns	t <sub>RDA</sub> , rise time of SDA signal
	Fast mode High speed mode	20 + 0.1 C <sub>B</sub>	300	ns	
	High speed mode $C_B = 100 \text{ pF max}$	10	00	<b>n</b> c	
		10	80 160	ns	
+	$C_B = 400 \text{ pF max}$ Standard mode	20		ns	t fall time of SDA signal
t <sub>10</sub>	Fast mode	20 + 0.1 C	300	ns	t <sub>FDA</sub> , fall time of SDA signal
		20 + 0.1 C <sub>B</sub>	300	ns	
	High speed mode $C_B = 100 \text{ pF max}$	10	00		
	$C_B = 100 \text{ pF max}$ $C_B = 400 \text{ pF max}$	10	80 160	ns	
•		20	160	ns	t viastime of SCI signal
t11	Standard mode	20 1 0 1 0	1000	ns	$t_{\text{RCL}}$ , rise time of SCL signal
	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns	
	High speed mode	10	40		
	$C_B = 100 \text{ pF max}$	10	40	ns	
	$C_B = 400 \text{ pF max}$	20	80	ns	

Rev. 0 | Page 7 of 24

Parameter <sup>1</sup>	Conditions	Min	Max	Unit	Description
t <sub>11A</sub>	Standard mode		1000	ns	t <sub>RCL1</sub> , rise time of SCL signal after a repeated start condition and after
	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns	an acknowledge bit
	High speed mode				
	$C_B = 100 \text{ pF max}$	10	80	ns	
	$C_B = 400 \text{ pF max}$	20	160	ns	
t <sub>12</sub>	Standard mode		300	ns	t <sub>FCL</sub> , fall time of SCL signal
	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns	
	High speed mode				
	$C_B = 100 \text{ pF max}$	10	40	ns	
	$C_B = 400 \text{ pF max}$	20	80	ns	
t <sub>SP</sub>	Fast mode	0	50	ns	Pulse width of suppressed spike
	High speed mode	0	10	ns	

 $^{1}$  Guaranteed by initial characterization. C<sub>B</sub> refers to capacitive load on the bus line, tr and tf measured between 0.3 VDD and 0.7 VDD.  $^{2}$  A device must provide a data hold time for SDA in order to bridge the undefined region of the SCL falling edge.

#### **Timing Diagram**



### ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 4.

Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V to +6 V
Analog, Digital Inputs	-0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Continuous Current, S or D Pins	100 mA
Peak Current, S or D Pins	300 mA (pulsed at 1 ms, 10% duty cycle max)
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
θ <sub>JA</sub> Thermal Impedance	
24-Lead LFCSP	30°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Only one absolute maximum rating can be applied at any one time.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### **Table 5. Pin Function Descriptions** Dia Ma ----

...

Pin No.	Mnemonic	Function
1	S1A	A-Side Source Terminal for Mux 1. Can be an input or output.
2	S1B	B-Side Source Terminal for Mux 1. Can be an input or output.
3	D1	Drain Terminal for Mux 1. Can be an input or output.
4	D2	Drain Terminal for Mux 2. Can be an input or output.
5	S2B	B-Side Source Terminal for Mux 2. Can be an input or output.
6	S2A	A-Side Source Terminal for Mux 2. Can be an input or output.
7	S3A	A-Side Source Terminal for Mux 3. Can be an input or output.
8	S3B	B-Side Source Terminal for Mux 3. Can be an input or output.
9	D3	Drain Terminal for Mux 3. Can be an input or output.
10	D4	Drain Terminal for Mux 4. Can be an input or output.
11	S4B	B-Side Source Terminal for Mux 4. Can be an input or output.
12	S4A	A-Side Source Terminal for Mux 4. Can be an input or output.
13	S5A	A-Side Source Terminal for Mux 5. Can be an input or output.
14	S5B	B-Side Source Terminal for Mux 5. Can be an input or output.
15	D5	Drain Terminal for Mux 5. Can be an input or output.
16	D6	Drain Terminal for Mux 6. Can be an input or output.
17	S6B	B-Side Source Terminal for Mux 6. Can be an input or output.
18	S6A	A-Side Source Terminal for Mux 6. Can be an input or output.
19	A1	Logic Input. Sets Bit A1 from the least significant bits of the 7-bit slave address.
20	A0	Logic Input. Sets Bit A0 from the least significant bits of the 7-bit slave address.
21	SCL	Digital Input, Serial Clock Line. Open drain input used in conjunction with SDA to clock data into the device.
		External pull-up resistor required.
22	SDA	Digital I/O. Bidirectional open drain data line. External pull-up resistor required.
23	V <sub>DD</sub>	Positive Power Supply Input.
24	GND	Ground (0 V) Reference.

### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 4. Analog Signal Range with 3 V Supply




Figure 5. Analog Signal Range with 5 V Supply




Figure 6. On Resistance vs.  $V_D$  ( $V_s$ ) with 3 V Supply




Figure 8. On Resistance vs. V<sub>D</sub> (V<sub>s</sub>) for Various Temperatures with 3 V Supply




Figure 9. On Resistance vs. V<sub>D</sub> (V<sub>s</sub>) for Various Temperatures with 5 V Supply




Figure 10. Charge Injection vs. Source Voltage




Figure 11. ton/toff vs. Temperature





Figure 12. Off Isolation vs. Frequency








Figure 14. Bandwidth







Figure 15. PSRR vs. Frequency





## **TEST CIRCUITS**



v<sub>DD</sub> Q ↓ 0.1μF NETWORK ANALYZER 50Ω SA 50Ω Ð SB 50Ω D E) o € ↓ ↓ GND 06036-008 Ŷ Figure 21. Bandwidth

Figure 18. On Resistance








Figure 19. Off Leakage





















Figure 25. Break-Before-Make Time Delay



### TERMINOLOGY

On Resistance ( $R_{ON}$ ) The series on-channel resistance measured between the S pin and D pin.

### On Resistance Match ( $\Delta R_{ON}$ )

The channel-to-channel matching of on resistance when channels are operated under identical conditions.

#### On Resistance Flatness (R<sub>FLAT(ON)</sub>)

The variation of on resistance over the specified range produced by the specified analog input voltage change with a constant load current.

### Channel Off Leakage (IOFF)

The sum of leakage currents into or out of an off channel input.

#### Channel On Leakage (IoN)

The current loss/gain through an on-channel resistance, creating a voltage offset across the device.

#### Input Leakage Current (IIN, IINL, IINH)

The current flowing into a digital input when a specified low level or high level voltage is applied to that input.

#### Input/Output Off Capacitance (COFF)

The capacitance between an analog input and ground when the switch channel is off.

#### Input/Output On Capacitance (CON)

The capacitance between the inputs or outputs and ground when the switch channel is on.

#### Digital Input Capacitance (C<sub>IN</sub>)

The capacitance between a digital input and ground.

#### Output On Switching Time (ton)

The time required for the switch channel to close. The time is measured from 50% of the falling edge of the LDSW bit to the time the output reaches 90% of the final value.

#### Output Off Switching Time (toff)

The time required for the switch to open. The time is measured from 50% of the falling edge of the LDSW bit to the time the output reaches 10% of the final value.

#### Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitudes plus noise of a signal to the fundamental.

#### -3 dB Bandwidth

The frequency at which the output is attenuated by 3 dB.

#### **Off Isolation**

The measure of unwanted signal coupling through an off switch.

#### Crosstalk

The measure of unwanted signal that is coupled through from one channel to another because of parasitic capacitance.

#### **Charge Injection**

The measure of the glitch impulse transferred from the digital input to the analog output during on/off switching.

#### **Differential Gain Error**

The measure of how much color saturation shift occurs when the luminance level changes. Both attenuation and amplification can occur; therefore, the largest amplitude change between any two levels is specified and expressed in %.

#### **Differential Phase Error**

The measure of how much hue shift occurs when the luminance level changes. It can be a negative or positive value and is expressed in degrees of subcarrier phase.

#### Input High Voltage (V<sub>INH</sub>)

The minimum input voltage for Logic 1.

### Input Low Voltage (VINL)

The maximum input voltage for Logic 0.

### Output Low Voltage (Vol)

The maximum output voltage for Logic 0.

I<sub>DD</sub> Positive supply current.

### **THEORY OF OPERATION**

The ADG796A is a monolithic CMOS device comprising six 2:1 multiplexer/demultiplexers controllable via a standard I<sup>2</sup>C serial interface. The CMOS process provides ultralow power dissipation, yet offers high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range, and wide bandwidth ensures excellent linearity and low distortion. These features, combined with a wide input signal range, make the ADG796A the ideal switching solution for a wide range of TV applications.

The switches conduct equally well in both directions when on. In the off condition, signal levels up to the supplies are blocked. The integrated serial I<sup>2</sup>C interface controls the operation of the multiplexers.

The ADG796A has many attractive features, such as the ability to individually control each multiplexer and the option of reading back the status of any switch through the I<sup>2</sup>C interface. The following sections describe these features in more detail.

### I<sup>2</sup>C SERIAL INTERFACE

The ADG796A is controlled via an I<sup>2</sup>C-compatible serial bus interface (refer to the *I*<sup>2</sup>*C*-*Bus Specification* available from Philips Semiconductor) that allows the part to operate as a slave device (no clock is generated by the ADG796A). The communication protocol between the I<sup>2</sup>C master and the device operates as follows:

- 1. The master initiates data transfer by establishing a start condition defined as a high-to-low transition on the SDA line while SCL is high. This indicates that an address/data stream follows. All slave devices connected to the bus respond to the start condition and shift in the next eight bits, consisting of a seven bit address (MSB first) plus an  $R/\overline{W}$  bit. This bit determines the direction of the data flow during the communication between the master and the addressed slave device.
- 2. The slave device whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or

read from, its serial register. If the  $R/\overline{W}$  bit is set high, the master reads from the slave device. However, if the  $R/\overline{W}$  bit is set low, the master writes to the slave device.

- 3. Data transmits over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of the clock signal (SCL) and remain stable during the high period (SCL). This is because a low-to-high transition when the clock signal is high can be interpreted as a stop event, which ends the communication between the master and the addressed slave device.
- 4. After transferring all data bytes, the master establishes a stop condition, defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the 10<sup>th</sup> clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (the SDA line remains high). The master then brings the SDA line low before the 10<sup>th</sup> clock pulse, and then high during the 10<sup>th</sup> clock pulse to establish a stop condition.

### I<sup>2</sup>C ADDRESS

The ADG796A has a seven-bit I<sup>2</sup>C address. The five most significant bits are internally hardwired while the last two bits, A0 and A1, are user adjustable. This allows the user to connect up to four ADG796As to the same bus. The I<sup>2</sup>C bit map shows the configuration of the seven-bit address.

#### Seven-Bit I<sup>2</sup>C Address Bit Configuration

MSB						LSB
1	0	1	0	0	A1	A0

#### WRITE OPERATION

When writing to the ADG796A, the user must begin with an address byte and R/W bit. Next, the switch acknowledges that it is prepared to receive data by pulling SDA low. Data is loaded into the device as a 16-bit word under the control of a serial clock input, SCL. Figure 27 illustrates the entire write sequence for the ADG796A. The first data byte (AX7 to AX0) controls the status of the switches, while the LDSW and RESETB bits from the second byte control the operation mode of the device.




Figure 27. Write Operation

Table 6 shows a list of all commands supported by the ADG796A with the corresponding byte that needs to be loaded during a write operation.

To achieve the desired configuration, one or more commands can be loaded into the device. Any combination of the commands listed in Table 6 can be used with the following restrictions:

# • Only one switch from a given multiplexer can be on at any given time.

• When a sequence of successive commands affects the same switch, only the last command is executed.

Table 6. ADG796A Comma	and List
------------------------	----------

AX7	AX6	AX5	AX4	AX3	AX2	AX1	AX0	Addressed Switch
0	0	0	0	0	0	0	0	S1A/D1, S2A/D2, S3A/D3, S4A/D4, S5A/D5, S6A/D6 off
1	0	0	0	0	0	0	0	S1A/D1, S2A/D2, S3A/D3, S4A/D4, S5A/D5, S6A/D6 on
0	0	0	0	0	0	0	1	S1B/D1, S2B/D2, S3B/D3, S4B/D4, S5B/D5, S6B/D6 off
1	0	0	0	0	0	0	1	S1B/D1, S2B/D2, S3B/D3, S4B/D4, S5B/D5, S6B/D6 on
0	0	0	0	0	0	1	0	S1A/D1 off
1	0	0	0	0	0	1	0	S1A/D1 on
0	0	0	0	0	0	1	1	S1B/D1 off
1	0	0	0	0	0	1	1	S1B/D1 on
0	0	0	0	0	1	0	0	S2A/D2 off
1	0	0	0	0	1	0	0	S2A/D2 on
0	0	0	0	0	1	0	1	S2B/D2 off
1	0	0	0	0	1	0	1	S2B/D2 on
0	0	0	0	0	1	1	0	S3A/D3 off
1	0	0	0	0	1	1	0	S3A/D3 on
0	0	0	0	0	1	1	1	S3B/D3 off
1	0	0	0	0	1	1	1	S3B/D3 on
0	0	0	0	1	0	0	0	S4A/D4 off
1	0	0	0	1	0	0	0	S4A/D4 on
0	0	0	0	1	0	0	1	S4B/D4 off
1	0	0	0	1	0	0	1	S4B/D4 on
0	0	0	0	1	0	1	0	S5A/D5 off
1	0	0	0	1	0	1	0	S5A/D5 on
0	0	0	0	1	0	1	1	S5B/D5 off
1	0	0	0	1	0	1	1	S5B/D5 on
0	0	0	0	1	1	0	0	S6A/D6 off
1	0	0	0	1	1	0	0	S6A/D6 on
0	0	0	0	1	1	0	1	S6B/D6 off
1	0	0	0	1	1	0	1	S6B/D6 on
<b>X</b> <sup>1</sup>	0	0	0	1	1	1	0	Mux 1 disabled (All switches connected to D1 are off)
<b>X</b> <sup>1</sup>	0	0	0	1	1	1	1	Mux 2 disabled (All switches connected to D2 are off)
<b>X</b> <sup>1</sup>	0	0	1	0	0	0	0	Mux 3 disabled (All switches connected to D3 are off)
<b>X</b> <sup>1</sup>	0	0	1	0	0	0	1	Mux 4 disabled (All switches connected to D4 are off)
<b>X</b> <sup>1</sup>	0	0	1	0	0	1	0	Mux 5 disabled (All switches connected to D5 are off)
<b>X</b> <sup>1</sup>	0	0	1	0	0	1	1	Mux 6 disabled (All switches connected to D6 are off)
<b>X</b> <sup>1</sup>	0	0	1	0	1	0	0	Reserved
0	0	0	1	1	1	1	1	All muxes disabled
1	0	0	1	1	1	1	1	Reserved

<sup>1</sup> X= Logic state does not matter.

#### LDSW BIT

The LDSW bit allows the user to control the way the device executes the commands loaded during write operations. The ADG796A executes all commands loaded between two successive write operations that have set the LDSW bit high.

Setting the LDSW high for every write cycle ensures that the device executes the command immediately after the LDSW bit is loaded into the device. This setting can be used when the desired configuration is achieved by sending a single command or when the switches are not required to be updated at the same time. When the desired configuration requires multiple commands with simultaneous updates, the LDSW bit should be set low while loading the commands, except for the last one when the LDSW bit should be set high. Once the last command with LDSW = high is loaded, the device simultaneously executes all commands received since the last update.

#### **POWER ON/SOFTWARE RESET**


The ADG796A has a software reset function implemented by the RESETB bit from the second data byte loaded into the device during a write operation. For normal operation of the multiplexers, this bit should be set high. When RESETB = low or after power-up, the switches from all multiplexers are turned off (open).

#### **READ OPERATION**

When reading data back from the ADG796A, the user must begin with an address byte and R/W bit. Then, the switch acknowledges that it is prepared to transmit data by pulling SDA low. Following this acknowledgement, the ADG796A transmits two bytes on the next clock edges. These bytes contain the status of the switches, and each byte is followed by an acknowledge bit. A logic high bit represents a switch in the on (close) state while a low represents a switch in the off (open) state. Figure 28 illustrates the entire read sequence.

The bit map accompanying Figure 28 shows the relationship between the elements of the ADG796A and the bits that represent their status after a completed read operation.

#### ADG796 Bit Map



# 



Figure 28. Read Operation

Downloaded from Elcodis.com electronic components distributor

### **EVALUATION BOARD**

The EVAL-ADG796AEB allows designers to evaluate the high performance of the device with a minimum of effort.

This evaluation kit includes a printed circuit board populated with the ADG796A. The evaluation board interfaces to the USB port of a PC or can be used as a standalone evaluation board. Software is available with the evaluation board that allows the user to easily program the ADG796A through the USB port. Schematics of the evaluation board are shown in Figure 29 and Figure 30. The software runs on any PC that has Microsoft\* Windows\* 2000 or Windows XP installed with a minimum screen resolution of  $1200 \times 768$ .

### **USING THE ADG796A EVALUATION BOARD**

The ADG796A evaluation kit is a test system designed to simplify the evaluation of the device. Each input/output of the part comes with a socket specifically chosen for easy audio/video evaluation. A data sheet is also available with the evaluation board offering full information on how to operate the evaluation board.





Figure 29. EVAL-ADG796AEB Schematic, USB Controller Section

Rev. 0 | Page 21 of 24



### **OUTLINE DIMENSIONS**




Figure 31. 24-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-24-2) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	I <sup>2</sup> C Speed	Package Description	Package Option
ADG796ABCPZ-REEL <sup>1</sup>	-40°C to +85°C	100 kHz, 400 kHz	24-Lead LFCSP_VQ	CP-24-2
ADG796ABCPZ-500RL71	-40°C to +85°C	100 kHz, 400 kHz	24-Lead LFCSP_VQ	CP-24-2
ADG796ACCPZ-REEL <sup>1</sup>	–40°C to +85°C	100 kHz, 400 kHz, 3.4 MHz	24-Lead LFCSP_VQ	CP-24-2
ADG796ACCPZ-500RL71	–40°C to +85°C	100 kHz, 400 kHz, 3.4 MHz	24-Lead LFCSP_VQ	CP-24-2
EVAL-ADG796AEB <sup>2</sup>			Evaluation Board	

 $^{1}$  Z = Pb-free part.

<sup>2</sup> Evaluation board is RoHS compliant.

### NOTES

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06036-0-7/06(0)



Rev. 0 | Page 24 of 24

www.analog.com

Downloaded from Elcodis.com electronic components distributor