

The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.



H8/38024, H8/38024S, H8/38024R, H8/38124 Group Hardware Manual

Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series

			t Single-Chip M 00L Super Low	
ardw	H8/38024 Group	H8/38024 H8/38023 H8/38022 H8/38021 H8/38020	H8/38024R Group H8/38124 Group	 H8/38024R H8/38124 H8/38123 H8/38122 H8/38121
are Man	H8/38024S Group	H8/38024S H8/38023S H8/38022S H8/38021S H8/38020S		H8/38120
D	Rev. 7.00 Revision Da	ate: Mar 10-2		sasTechnology

Rev. 7.00 Revision Date: Mar 10, 2005

RenesasTechnology www.renesas.com Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials
 These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third- party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

Rev. 7.00 Mar 10, 2005 page ii of xlii

General Precautions on Handling of Product

1. Tre	eatment of NC Pins
Note:	Do not connect anything to the NC pins. The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.
2. Tre	eatment of Unused Input Pins
Note:	Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass- through current flows internally, and a malfunction may occur.
3. Pro	cessing before Initialization
Note:	When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
4. Pro	hibition of Access to Undefined or Reserved Addresses
Note:	Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Rev. 7.00 Mar 10, 2005 page iii of xlii

Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
 - Product Codes, Package Dimensions, etc.

Rev. 7.00 Mar 10, 2005 page iv of xlii



Preface

The H8/38024 Group is a single-chip microcomputer built around the high-speed H8/300L CPU and equipped with peripheral system functions on-chip. The H8/38024 Group incorporates peripheral functions including ROM, RAM, timer, serial communications interface (SCI), 10-bit PWM, A/D converter, LCD controller/driver, and I/O ports. It is a microcomputer allowing the implementation of a sophisticated control system. Versions are available with types of internal ROM: flash memory (F-ZTAT^{TM*1}) and PROM (ZTAT^{TM*2}). This makes it possible to design application products with a great deal of specification fluidity, and allows for rapid and flexible response to contingencies arising between the initial stages of production and full-scale production.

Below is a table listing the product specifications for each group.

Notes: 1. F-ZTAT is a trademark of Renesas Technology Corp.

2. ZTAT is a trademark of Renesas Technology Corp.

Rev. 7.00 Mar 10, 2005 page v of xlii

Specifications

	ltem	H8/38024 Group			H8/38024R Group	H8/38024S Group	H8/3812	H8/38124 Group	
			Mask	i	lash	Flash	Mask	Flash	Mask
Memory	ROM	32 Kbytes	8 Kbytes to 32 Kbytes	32	Kbytes	32 Kbytes	8 Kbytes to 32 Kbytes	16 Kbytes/ 32 Kbytes	8 Kbytes to 32 Kbytes
	RAM	1 Kbyte	512 bytes or 1 Kbyte	1	Kbyte	1 Kbyte	512 bytes or 1 Kbyte	1 Kbyte	512 bytes or 1 Kbyte
Operating	4.5 to 5.5 V	16 MHz	16 MHz		_	_	_	20 MHz	20 MHz
voltage and operating	2.7 to 5.5 V	10 MHz	10 MHz		_	_	_	20 MHz	20 MHz
frequency	1.8 to 5.5 V	4 MHz	4 MHz		_	_	_	_	_
	2.7 to 3.6 V	_		1	0 MHz	10 MHz	10 MHz	_	_
	1.8 to 3.6 V	_			_	—	4 MHz	_	_
I/O ports	Input only	9	9	9		9	9	9	9
	Output only	6	6	6] [6	6	6	6
	I/O	51	51	51] [51	51	50	50
Timers	Clock (timer A)	1	1	1] [1	1	1	1
	Reload (timer C)	1	1	1	Please use R	1	1	1	1
	Compare (timer F)	1	1	1		1	1	1	1
	Capture (timer G)	1	1	1		1	1	1	1
	AEC	1	1	1		1	1	1	1
	WDT	1	1	1		1	1		
	WDT (discrete)				version.			1	1
SCI	UART/Synchronous	1	1	1] [1	1	1	1
A-D (resolutio	on × input channels)	10×8	10×8	10 imes 8] [10×8	10 × 8	10×8	10×8
LCD	seg	32	32	32		32	32	32	32
	com	4	4	4		4	4	4	4
External interrupt (internal wakeup)		13(8)	13(8)	13(8)		13(8)	13(8)	13(8)	13(8)
POR (power-on reset)		—	—	—		-	—	1	1
LVD (low-voltage detection circuit)		_		-		_	_	1	1
Package		FP-80A	FP-80A	F	P-80A	FP-80A	FP-80A	FP-80A	FP-80A
		FP-80B	FP-80B	F	P-80B	FP-80B			
		TFP-80C	TFP-80C	TF	P-80C	TFP-80C	TFP-80C	TFP-80C	TFP-80C
				TI	LP85V	TLP85V	TLP85V		
			Chip		Chip	Chip	Chip		
Operating ter	mperature		Stan	dard spe	ecifications:	-20 to 75°C,	WTR: -40 to	85°C	

Rev. 7.00 Mar 10, 2005 page vi of xlii

Target Readers: This manual is designed for use by people who design application systems using the H8/38024 Group, H8/38024S Group, H8/38024R Group, and H8/38124 Group. To use this manual, basic knowledge of electric circuits, logic circuits and microcomputers is required.

Purpose: This manual provides the information of the hardware functions and electrical characteristics of the H8/38024 Group, H8/38024S Group, H8/38024R Group, and H8/38124 Group. The H8/300L Series Programming Manual contains detailed information of executable instructions. Please read the Programming Manual together with this manual.

How to Use the Book:

- To understand general functions
 - → Read the manual from the beginning. The manual explains the CPU, system control functions, peripheral functions and electrical characteristics in that order.
- To understanding CPU functions
 - \rightarrow Refer to the separate H8/300L Series Programming Manual.

Explanatory Note: Bit sequence: upper bit at left, and lower bit at right

List of Related Documents: The latest documents are available on our Web site. Please make sure that you have the latest version.

(http://www.renesas.com/)

• User manual for H8/38024 Group, H8/38024S Group, H8/38024R Group, and H8/38124 Group

Name of Document	Document No.
H8/38024 Group, H8/38024S Group, H8/38024R Group, H8/38124 Group Hardware Manual	This manual
H8/300L Series Programming Manual	ADE-602-040

• User manual for development tools

Name of Document	Document No.		
H8S, H8/300 Series, C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	ADE-702-247		
High-Performance Debugging Interface User's Manual	ADE-702-161A		
High-Performance Embedded Workshop	ADE-702-201A		

Rev. 7.00 Mar 10, 2005 page vii of xlii

• Application note

Name of Document	Document No.
H8/300 Series, H8/300L Series software	ADE-502-052

Notes: The following limitations apply to H8/38024, H8/38024R, and H8/38124 programming and debugging when the on-chip emulator is used.

- 1. Pin 95 is not available because it is used exclusively by the on-chip emulator.
- 2. Pins 33, 34, and 35 are unavailable for use. In order to use these pins additional hardware must be mounted on the user board.
- 3. The address range H'7000 to H'7FFF is used by the on-chip emulator and is unavailable to the user.
- 4. The address range H'F780 to H'FB7F must not be accessed under any circumstances.
- 5. When the on-chip emulator is being used, pin 95 is I/O, pins 33 and 34 are input, and pin 35 is output.
- 6. When using the on-chip emulator, pins OSC1 and OSC2 should be connected to an oscillator, or an external clock should be supplied to pin OSC1, even if the on-chip oscillator of the H8/38124 Group is selected.

Rev. 7.00 Mar 10, 2005 page viii of xlii



ltem	Page	Revision (See Manual for Details)					
All		Product name amended					
		H8/38024F-ZTAT \rightarrow H8/38024R Group					
		Product na	me added				
		HD64F381	22				
Preface	vi	Table ame	nded				
Specifications				H8/3812	4 Group		
			Item	Flash	Mask		
		Memory	ROM	16 Kbytes/ 32 Kbytes	8 Kbytes to 32 Kbytes		
			RAM	1 Kbyte	512 bytes or 1 Kbyte		
		Operating	4.5 to 5.5 V	20 MHz	20 MHz		
		voltage and operating frequency	2.7 to 5.5 V	20 MHz	20 MHz		
	vii	List of Related Documents:					
		Description					
			nual for H8/38 R, and H8/381		H8/38024	S Group,	
	viii	Note amended					
		The following limitations apply to H8/38024, Ha H8/38124 programming and debugging when emulator is used.					

Main Revisions in This Edition

Rev. 7.00 Mar 10, 2005 page ix of xlii

ltem Page		Revision (See Manual for Details)			
1.1 Overview	3, 6	Table amended			
Table 1.1 Features	-	Item Specification			
		Clock pulse generators Two on-chip clock pulse generators generators System clock pulse generator: 1.0 to 16 MHz: H8/38024 Group 1.0 to 10 MHz: HD64F38024, HD64F38024R, and H8/38024S Group 2.0 to 20 MHz: H8/38124 Group Subclock pulse generator: 32.768 kHz, 38.4 kHz* (* does not apply to H8/38124 Group) H8/38124 Group equipped with on-chip oscillator			
		Item Specification			
		Product Lineup Product Code RoM/RAM Size (Byte) Dackage (Byte) HD64338122 - HD64538122 FP-80A 16K/1K			
1.2 Internal Block Diagram	7				
Figure 1.1(1) Block Diagram (H8/38024 Group, H8/38024R Group, and H8/38024S Group)		Asynchronous counter (16 bits) $\triangleleft \qquad $			
Figure 1.1(2) Block Diagram (H8/38124 Group)	8	Figure amended Asynchronous counter (16 bits) IRQAEC $\Rightarrow PA_3/COM_4$ $\Rightarrow PA_2/COM_3$ $\Rightarrow PA_1/COM_2$ $\Rightarrow PA_0/COM_1$			
1.3.1 Pin	9	Description amended			
Arrangement Figure 1.2(1) Pin Arrangement (FP-80A, TFP-80C: Top View, H8/38024 Group, H8/38024R Group, H8/38024S		The H8/38024 Group, H8/38024R Group, H8/38024S Group, and H8/38124 Group pin arrangements are shown in figures 1.2, 1.3, and 1.4. Figure title amended			
Group)					
Figure 1.3 Pin Arrangement (FP-80B: Top View, H8/38024 Group, H8/38024R Group)	11	Title amended			

Rev. 7.00 Mar 10, 2005 page x of xlii

ltem	Page	Revision (See Manual for Details)			
1.3.1 Pin Arrangement Figure 1.4 Pin	12	Title amended			
Arrangement (TLP- 85V, H8/38024R Group, H8/38024S Group)					
1.3.2 Pin Functions	20, 24	Table amended and note 5 added			
Table 1.5 Pin		Pin No.			
Functions		FP-80A Pad Pad Pad Type Symbol TFP-80C FP-80B TLP-85V No. ^{*1} No. ^{*2} No. ^{*3} I/O Name and Functions			
		Clock X1 6 8 D3 6 7 6 Input These pins connect to a 32.768-kHz or 38.4-kHz pins X2 7 9 D2 7 8 7 Output 32.768-kHz or 38.4-kHz orystal oscillator. See section 4, Clock Pulse Generators, for a typical connection diagram.			
		5. Does not apply to H8/38124 Group.			
2.8.1 Memory Map	61	Figure amended			
Figure 2.16(1) H8/38024, H8/38024S, and H8/38124 Memory Map		HD64338024 (mask ROM version) HD64338024S (mask ROM version) HD64338124 (mask ROM version) HD64738024 (PROM version)			
Figure 2.16(3) H8/38022, H8/38022S, and H8/38122 Memory Map	63	Figure replaced			
2.9.1 Notes on Data	67	Notes amended			
Access Figure 2.17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules		 Only the HD64F38024, HD64F38024R, HD64F38122, and HD64F38124 are equipped with internal I/O registers from H'F020 to H'F02B and on-chip RAM from H'F780 to H'FB7F. Attempting to access these areas on products other than the HD64F38024, HD64F38024R, HD64F38122, and HD64F38124 will result in access to an empty area. 			
3.3.2 Interrupt Control Registers	85	Table amended			
Interrupt Request		Setting conditions: When the timer A counter value overflows			
Register 1 (IRR1)					
Bit 7					

Rev. 7.00 Mar 10, 2005 page xi of xlii

ltem	Page	Revision (See Manual for Details)			
3.3.2 Interrupt Control Registers Interrupt Request Register 2 (IRR2) Bit 1	88	Table amended Setting conditions: When the timer C counter value overflows			
4.2 System Clock Generator	108	Table and notes amended			
Connecting a Ceramic Oscillator Figure 4.5(2) Typical		Frequency Ceramic oscillator Products name C1, C2 Recommendation value			
Connection to Ceramic Oscillator (H8/38024S, H8/38124 Group)		2.0 MHz Murata CSTCC2M00G53-B0 15 pF ±20% 10.0 MHz CSTC2M00G56-B0 47 pF ±20% 10.0 MHz CSTLS10M0G53-B0 15 pF ±20% CSTLS10M0G56-B0 47 pF ±20% CSTLS10M0G56-B0 47 pF ±20%			
110,00121 0100p)		16.0 MHz*1 CSTLS16M0X53-B0 15 pF ±20% 20.0 MHz*2 CSTLS20M0X53-B0 15 pF ±20% Notes: Circuit constants should be determined in consultation with the resonator manufacturer. 1. This does not apply to the H8/38024S Group. 2. H8/38124 Group only 15			
Notes on Board Design	109	Figure amended			
Figure 4.6 Board Design of Oscillator Circuit		Signal A Signal B To be avoided $\times \times$ C_1 T C_2			
4.6 Notes on	118	Description amended			
H8/38124 Group		Consequently, even if the on-chip oscillator is selected when using the on-chip emulator, pins OSC1 and OSC2 should be connected to an oscillator, or an external clock should be supplied.			
5.1 Overview	119	Table amended			
Table 5.1 Operating Modes		Operating Mode Description Subactive mode The CPU and all on-chip peripheral functions are operable on the subclock in low-speed operation			

Rev. 7.00 Mar 10, 2005 page xii of xlii

ltem	Page	Revision (See Manual for Details)	
5.1 Overview 120		Notes amended	
Figure 5.1 Mode Transition Diagram		Notes: 1. A transition between different modes cannot be made to occur simply because an interrupt request is generated. Make sure that interrupts are enabled.	
5.1.1 System Control	123	Note amended	
Registers		Note:	
System Control Register 1 (SYSCR1)		If an external clock is being input, set standby timer select to external clock mode before mode transition. Also, do not set	
Bits 6 to 4		standby timer select to external clock mode if no external clock is used. 8,192 states (STS2 = STS1 = STS0 = 0) is recommended if the on-chip oscillator is used on the H8/38124 Group.	
System Control	125	Description amended	
Register 2 (SYSCR2)		When $\phi_{OSC} = 2$ to 20 MHz, clear NESEL to 0.	
Bit 4			
5.3.3 Oscillator Stabilization Time after Standby Mode is Cleared	129	Table amended Wait Time	
Table 5.4(1) Clock Frequency and Stabilization Time (H8/38024, H8/38024S, H8/38024R Group)		2 states (Use prohibited with other than external clock)	
Table 5.4(2) Clock Frequency and Stabilization Time (H8/38124 Group)			
6.1 Overview	143	Description amended and note deleted	
		F-ZTAT™ versions of the H8/38124 and H8/38122 are available. The former has 32 Kbytes, and the latter 16 Kbytes, of flash memory.	

Rev. 7.00 Mar 10, 2005 page xiii of xlii

ltem	Page	Revision (See Manual for Details)
6.5.1 Features	154	Description and note amended
		The features of the 32-Kbyte or 16-Kbyte flash memory built into the flash memory versions are summarized below.
		Programming/erase methods
		 The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. On the HD64F38024, HD64F38024R, and HD64F38124 the flash memory is configured as follows: 1 Kbyte × 4 blocks, 28 Kbytes × 1 block. On the HD64F38122 the flash memory is configured as follows: 1 Kbyte × 4 blocks, 12 Kbytes × 1 block. To erase the entire flash memory, each block must be erased in turn.
		 Reprogramming capability
		 The HD64F38024R, HD64F38124, and HD64F38122 can be reprogrammed up to 1,000 times and the HD64F38024 up to 100 times.
		Note: The system clock oscillator must be used when programming or erasing the flash memory of the HD64F38124 and HD64F38122.
6.5.2 Block Diagram	155	Figure amended
Figure 6.7 Block Diagram of Flash Memory		Flash memory
6.5.3 Block	156	Description amended
Configuration		Figure 6.8 shows the block configuration of the flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. In versions with 32 Kbytes of flash memory, the flash memory is divided into 1 Kbyte × 4 blocks and 28 Kbytes × 1 block. In versions with 16 Kbytes of flash memory, the flash memory is divided into 1 Kbyte × 4 blocks and 12 Kbytes × 1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.

Rev. 7.00 Mar 10, 2005 page xiv of xlii

ltem	Page	Revision (See Manual for Details)							
6.5.3 Block Configuration	156	Figure title amended							
Figure 6.8(1) Block Configuration of 32-kbyte Flash Memory									
Figure 6.8(2) Block Configuration of 16-kbyte Flash Memory	157	Newly added							
6.6.3 Erase Block	162	Table amen	ded						
Register (EBR)		EBR Bit	t Name	Block (Si	ze)	Address			
Table 6.6 Division of		0 EE	30	EB0 (1 Kb	yte)	H'0000 to H'03FF			
Blocks to Be Erased		1 EE	31	EB1 (1 Kb	yte)	H'0400 to H'07FF			
		2 EE	32	EB2 (1 Kbyte)		H'0800 to H'0BFF			
		3 EE		EB3 (1 Kbyte)		H'0C00 to H'0FFF			
		4 EE	34	EB4 (12 K		H'1000 to H'3FFF (HD64F38122)			
				EB4 (28 K	(bytes)	H'1000 to H'7FFF (HD64F38124, HD64F38024, HD64F38024R)			
6.7 On-Board	164	Description	amended						
Programming Modes		At reset-start in reset mode, the series of HD64F38024, HD64F38024R, HD64F38124, and HD64F38122 changes to a							
		mode depending on the TEST pin settings, P95 pin settings, and input level of each port, as shown in table 6.7.							
6.7.1 Boot Mode	166	Table amen	ded						
Table 6.9 Oscillating		Product Group	Host B	lit Rate	Oscillating	Frequencies (f _{osc}) Range of LSI			
Frequencies (fosc) for		F-ZTAT version of	4,800 b	ops	8 to 10 MHz				
which Automatic		H8/38024 Group a		ops	4 to 10 MHz				
Adjustment of LSI Bit		F-ZTAT version of H8/38024R Group		ops	2 to 10 MHz				
Rate Is Possible		F-ZTAT version of	19,200	bps	16 to 20 MH	z			
		H8/38124 Group	9,600 b	ops	8 to 20 MHz				
			4,800 b	ops	6 to 20 MHz				
			2,400 b	ops	2 to 20 MHz				

Rev. 7.00 Mar 10, 2005 page xv of xlii

ltem	Page	Revision (See Manual for Details)					
6.8.1 Program/	169	Description amended					
Program-Verify		4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.					
		Do not use RTS instruction from data transfer to setting P bit to 1. (This does not apply to the HD64F38124 and HD64F38122.)					
		7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed.					
		Do not use RTS instruction from dummy write to verify data read. (This does not apply to the HD64F38124 and HD64F38122.)					
6.8.2 Erase/	172	Description amended					
Erase-Verify		5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed.					
		Do not use RTS instruction from dummy write to verify data read. (This does not apply to the HD64F38124 and HD64F38122.)					
6.10.1 Socket	175	Description amended					
Adapter		The socket adapter converts the pin allocation of the HD64F38024, HD64F38024R, HD64F38124, and HD64F38122 to that of the discrete flash memory HN28F101. The address of the on-chip flash memory is H'0000 to H'7FFF. Figure 6.12(1) shows a socket-adapter-pin correspondence diagram of the HD64F38024 and HD64F38024R. Figure 6.12(2) shows a socket-adapter-pin correspondence diagram of the HD64F38124 and HD64F38122.					
6.10.2 Programmer Mode Commands	178	Title and figure amended HD64F38124, HD64F38122					
Figure 6.12(2) Socket Adapter Pin Correspondence Diagram (HD64F38124, HD64F38122)							

Rev. 7.00 Mar 10, 2005 page xvi of xlii

ltem	Page	Revision (See Manual for Details)									
7.1 Overview	191	Note deleted									
8.2.2 Register Configuration and Description Port Data Register 1 (PDR1)	196	Note amended Note: * Pin 1 ₆ and the associated function are not implemented on the H8/38124 Group. The register is both readable and writeable.									
Port Pull-Up Control Register 1 (PUCR1)	197	Note amended Note: * Pin 1_6 and the associated function are not implemented on the H8/38124 Group. The register is both readable and writeable.									
8.9.3 Pin Functions Table 8.24 Port 9 Pin Functions	232	Vertical Science Vertical Science P93/Vrof* 0 1 P10 P93 output pin Vref input pin									
9.2.1 Overview	246	 Description amended Timer A is an 8-bit timer with interval timing and real-time clock time-base functions. The clock time-base function is available when a 32.768 kHz crystal oscillator is connected as the subclock. Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used as a clock time base (using a 32.768 kHz) 									
9.4.3 CPU Interface	271	crystal oscillator is connected as the subclock).									
		Description amended When performing TCF read/write access or OCRF write access in 16-bit mode, data will not be transferred correctly if only the upper byte or only the lower byte is accessed. Access must be performed for all 16 bits (using two consecutive byte-size MOV instructions), and the upper byte must be accessed before the lower byte.									
9.5.2 Register	285	Table amended									
Descriptions Timer Mode Register G (TMG)		Setting condition: Set when input capture input signal is high level and TCG overflows from H'FF to H'00									
Bit 7		Setting condition:									
Bit 6		Set when TCG overflows from H'FF to H'00 while input capture input signal is high level or during interval operation									

Rev. 7.00 Mar 10, 2005 page xvii of xlii

ltem	Page	Revision (See Manual for Details)								
9.7.5 Application	328	Description amended								
Notes		2. Use a clock with a frequency of up to 16 MHz for input to the AEVH and AEVL pins, and ensure that the high and low widths of the clock are at least half the OSC clock cycle duration. The duty cycle is immaterial.								
	329	Description amended								
		Mode Maximum AEVH/AEVL Pin Input Clock Frequency Watch, subactive, subsleep, standby (\$\psiv\$/\psiv\$) 1000 kHz (\$\psiv\$/\psiv\$) 500 kHz (\$\psiv\$/\psiv\$) 500 kHz \$\psiv\$/\psiv\$ \$250 kHz Note: * Does not apply to H8/38124 Group. \$								
10.2.8 Bit Rate Register (BRR)	349	Table amended								
		φ								
Table 10.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)		Image: bit Rate (bit/s) Image: bit Rate (bit/s) Image: bit Rate (bit/s) 110 3 43 0.88 150 3 32 -1.36 200 3 223 1.73 250 3 19 -2.34 300 3 15 1.73 250 3 19 -2.34 300 3 15 1.73 2600 3 7 1.73 1200 3 3 1.73 2400 3 1 1.73 9600 2 1 1.73 19200 2 0 1.73 31250 0 9 0 38400 0 7 1.73 19200 2 0 1.73 31250 0 9 0 38400 0 7 1.73 1202 2.2 ² n • B) - 1 where B: Bit rate (bit/s) N: Baud rate generator BRR setting (0 ≤ N ≤ 255) & Baud rate generator BRR setting (0 ≤ N ≤ 255) Syst								

Rev. 7.00 Mar 10, 2005 page xviii of xlii



ltem	Page	Revision (See Manual for Details)									
10.2.8 Bit Rate Register (BRR)	350	Table ame	Table amended								
Table 10.5 Maximum		OSC (MHz)	φ(MHz)	Maximum Bit Rate (bit/s)	n	Setting N					
Bit Rate for Each		0.0384*	0.0192	600	0	0					
Frequency		2	1	31250	0	0					
(Asynchronous Mode)		2.4576	1.2288	38400	0	0					
(Asynchronous Mode)		4	2	62500	0	0					
		10	5	156250	0	0					
		16	8	250000	0	0					
		20	10	312500	0	0					

10.2.8 Bit Rate 352 Register (BRR)

Table 10.6 Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (2)

Table amended

		φ	
Bit Rate		10 MHz	
(bit/s)	n	Ν	Error
200	0	12499	0
250	2	624	0
300	0	8332	0
500	0	4999	0
1K	0	2499	0
2.5K	0	999	0
5K	0	499	0
10K	0	249	0
25K	0	99	0
50K	0	49	0
100K	0	24	0
250K	0	9	0
500K	0	4	0
1M	_	_	_

Notes amended

Notes: The value set in BRR is given by the following equation:

$$N = \frac{\phi}{(4 \cdot 2^{2n} \cdot B)} - 1$$

(The relation between n and the clock is shown in table 10.7.)

Rev. 7.00 Mar 10, 2005 page xix of xlii

ltem	Page	Revision (See Manual for Details)
10.3.3 Operation in Synchronous ModeReceivingFigure 10.14Example of Operation when Receiving in Synchronous Mode	374	Figure amended Serial dock Serial deta Bit 7 Bit 0 I frame LSI operation User processing RDR data read RDR data has not been read RDR f = 1 DV RDR f = 1 RDR f and RDR data has RDR data has RDR f = 1 CV RDR f = 1 CV RDR f and RDR data has NV request f request in response to CV RDR f and RDR f = 1 CV RDR f f and CV RDR f and RDR f = 1 CV RDR f and RDR f = 1 CV CV RDR f and RDR f = 1 CV RDR f and RDR f = 1
11.3.1 Operation	396	Description amended 1. Set PWM1 or PWM2 in PMR9 to 1 for the PWM channel to be used, so that pin P9 ₀ /PWM1 or P9 ₁ /PWM2 is designated as the PWM output pin, or both are designated as PWM output pins.
12.1.1 Features	399	 Description amended Conversion time: approx. 12.4 μs per channel (at 5 MHz operation)/6.2 μs (at 10 MHz operation)*
12.2.2 A/D Mode Register (AMR)	403	Bit table and notes amended
		Bit 7 Conversion Time
Bit 7—Clock Select		CKS Conversion Period $\phi = 1 \text{ MHz}$ $\phi = 5 \text{ MHz}$ $\phi = 10 \text{ MHz}^{*2}$ 0 62/ ϕ (initial value) 62 us 12.4 us 6.2 us
(CKS)		
		1 31 μs -*1 -*1 Notes: 1. With the H8/38024, H8/38024S, and H8/38024F-ZTAT operation cannot be guaranteed if the conversion time is less than 12.4 μs. Make sure to select a setting that gives a conversion time of 12.4 μs or more. With the H8/38124 Group operation cannot be guaranteed if the conversion time is less than 6.2 μs. Make sure to select a setting that gives a conversion time of 6.2 μs or more. 2. H8/38124 Group only.
12.7.1 Permissible Signal Source Impedance	413	Title amended
12.7.2 Influences on Absolute Precision	413	Title amended
12.7.3 Additional Usage Notes	414	Title amended


Rev. 7.00 Mar 10, 2005 page xx of xlii



ltem	Page	Revision (See Manual for Details)
16.1 H8/38024 Group ZTAT Version and Mask ROM Version Absolute Maximum Ratings	453	Title amended
16.2 H8/38024 Group ZTAT Version and Mask ROM Version Electrical Characteristics	454	Title amended
16.3 H8/38024 Group F-ZTAT Version and H8/38024R Group F-ZTAT Version Absolute Maximum Ratings	469	Title amended
16.4 H8/38024 Group F-ZTAT Version and H8/38024R Group F-ZTAT Version Electrical Characteristics	470	Title amended
16.7 Absolute Maximum Ratings of H8/38124 Group F-ZTAT Version and Mask ROM Version	505	Title amended
16.8 Electrical Characteristics of H8/38124 Group F-ZTAT Version and Mask ROM Version	506	Title amended

Rev. 7.00 Mar 10, 2005 page xxi of xlii

Renesas



Rev. 7.00 Mar 10, 2005 page xxii of xlii

ltem	Page	Revis	ion (S	ee Manual	for D	Detail	s)			
16.8.1 Power Supply Voltage and Operating Ranges Analog Power Supply Voltage and A/D Converter Operating Range (System Clock Oscillator Selected)	509	Figure 10.0 (2+W) ◆ 1.0	• Act	2.7 ive (high-spee ep (high-spee	d) moo					
16.8.2 DC Characteristics	512, 513	Table	ameno	ded						
						Value			Test Condition	
Table 16.21 DC Characteristics		Item Output low voltage	Symbol / V _{OL}	Applicable Pins P1 ₃ , P1 ₄ , P1 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ ,	Min —	Тур —	Max 0.6	Unit V	$V_{CC} = 4.0 V \text{ to } 5$ $I_{OL} = 1.6 \text{ mA}$	Notes .5 V
				P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃		-	0.5		I _{OL} = 0.4 mA	
						Values	5			
		Item	Symbol		Min	Тур	Max	Unit	Test Condition	Notes *1 *3 *4
		Active mode current consump- tion	I _{OPE1}	V _{cc}		0.6	_	mA	Active (high-speed) mode V _{CC} = 2.7 V, f _{OSC} = 2 MHz	Approx. max. value = 1.1 × Typ. *2 *3 *4
										Approx. max. value = 1.1 × Typ.
					_	0.8	_	_	Active (high-speed) mode $V_{CC} = 5 V$, $f_{OSC} = 2 MHz$	*1 *3 *4 Approx. max. value = 1.1 × Typ. *2 *3 *4
					_	1.5	_	_		Approx. max. value = 1.1 × Typ.
					_	1.6	_		Active (high-speed) mode V _{CC} = 5 V, f _{OSC} = 4 MHz	*1 *3 *4 Approx. max. value = 1.1 × Typ.
					_	2.0	_			*2 *3 *4
						3.3 4.0	7.0 7.0	_	Active (high-speed) mode V _{CC} = 5 V,	*1 *3 *4 *2 *3 *4
									f _{OSC} = 10 MHz	

Rev. 7.00 Mar 10, 2005 page xxiii of xlii

Renesas

ltem	Page	Revis	ion (S	ee Manual	for [Detai	ls)			
16.8.2 DC	514					Value	S			
Characteristics		Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Table 16.21 DC Characteristics		Active mode current consump- tion	IOPE2	Vcc	_	0.2	_	mA	Active (medium- speed) mode $V_{CC} = 2.7 V$, $f_{OSC} = 2 MHz$, $\phi_{OSC}/128$	*1 *3 *4 Approx. max. valu = 1.1 × Typ.
					_	0.5				*2 *3 *4 Approx. max. value = 1.1 × Typ.
					_	0.4	_		Active (medium- speed) mode $V_{CC} = 5 V$, $f_{OSC} = 2 MHz$, $\phi_{OSC}/128$	*1 *3 *4 Approx. max. value = 1.1 × Typ. *2 *3 *4
					_	0.8	_			Approx. max. valu = 1.1 × Typ.
					_	0.6	_		Active (medium- speed) mode $V_{CC} = 5 V$, $f_{OSC} = 4 MHz$, $\phi_{OSC}/128$	*1 *3 *4 Approx. max. value = 1.1 × Typ.
					_	0.9	-			*2 *3 *4
					_	0.9	3.0	_	Active (medium-	*1 *3 *4
					-	1.2	3.0		speed) mode $V_{CC} = 5 V$, $f_{OSC} = 10 MHz$, $\phi_{OSC}/128$	*2 *3 *4

Rev. 7.00 Mar 10, 2005 page xxiv of xlii

ltem	Page	Revis	ion (S	ee Manual	for I	Detai	ls)			
16.8.2 DC	515, 516					Value		_		
Characteristics		Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Table 16.21 DC Characteristics		Sleep mode current consump- tion	ISLEEP	Vcc		0.3	_	mA	V _{CC} = 2.7 V, f _{OSC} = 2 MHz	*1 *3 *4 Approx. max. value = 1.1 × Typ. *2 *3 *4
										Approx. max. value = 1.1 × Typ.
					_	0.5	_		V _{CC} = 5 V, f _{OSC} = 2 MHz	*1*3*4 Approx. max. value = 1.1 × Typ.
					_	0.9	_	_		*2 *3 *4 Approx. max. value = 1.1 ×
										– 1.1 × Typ.
					-	0.9	—	_	V _{CC} = 5 V, fosc = 4 MHz	*1 *3 *4 Approx. max. value = 1.1 × Typ.
					_	1.3	-	_		*2 *3 *4
					_	1.5	5.0	_	V _{CC} = 5 V,	*1 *3 *4
					_	2.2	5.0	_	f _{OSC} = 10 MHz	*2 *3 *4
		Subactive mode current	ISUB	Vcc	-	11.3	_	μA	V _{CC} = 2.7 V, LCD on, 32-kHz crystal	*1 *3 *4 Reference value
		consump- tion			-	12.7	_		resonator used $(\phi_{SUB} = \phi_W/8)$	*2 *3 *4 Reference value
					- 16.3	16.3 50	V _{CC} = 2.7 V,	*1 *3 *4		
					_	30	50		LCD on, 32-kHz crystal resonator used (\$UB = \$\psi/2)	*2 *3 *4
						Value	s			
		ltem		Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
		Watch mode current	Іwатсн	Vcc	_	1.4	_	μA	$V_{CC} = 2.7 V,$ $T_a = 25^{\circ}C,$ 32-kHz crystal	*1 *3 *4 Reference value
		consump- tion			_	1.8	_		resonator used, LCD not used	*2 *3 *4 Reference value
					-	1.8	6.0	_	V _{CC} = 2.7 V, 32-kHz crystal resonator used, LCD not used	*3 *4
		Standby mode current consump- tion	I _{STBY}	V _{CC}	_	0.3	_	μA	V_{CC} = 2.7 V, T_a = 25°C, 32-kHz crystal resonator not used	*1 *3 *4 Reference value

Rev. 7.00 Mar 10, 2005 page xxv of xlii

ltem	Page	Revision ((See N	/ ar	nual	for	r C	Deta	ails)						
16.8.2 DC	517				Applic	ahlo			V	/alues			Test		
Characteristics		ltem	Sym	bol	Pins			Min	Ту	/p	Max	Unit	Condi	tion	Notes
Table 16.21 DC		Allowable output I current (per pin)	ow I _{OL}		Port 9			-	-		15.0	mA	V _{CC} = 5.5 V	4.0 V to	
Characteristics								_			5.0		Other above	than	
16.8.3 AC Characteristics	519, 520	Table and	notes	an	nend	ed									
		14	0 million		licable			Valu			T 4	0 1141		ference	
Table 16.22 Control		Item System clock	Symbol f _{OSC}	Pins	, OSC ₂	Min 2.0		Тур	Max 20.0			Condition	Fiç	jure	
Signal Timing		oscillation frequency	IOSC	030	n, 030 ₂	0.7		_	2.0	IVII 12	-	nip oscillat	or *2		
		OSC clock (tosc	OSC	1, OSC2	50.0	.0	-	500	ns			Fig	ure 16.1	
						500	D	_	142	9	On-cl selec	nip oscillat ted	or		
		External clock high width	t _{CPH}	OSC	9	20		_	_	ns			Fig	ure 16.1	
		External clock low width	t _{CPL}	OSC	1	20		_	_	ns			Fig	ure 16.1	
		External clock rise time	t _{CPr}	OSC	7	_		_	5	ns			Fig	ure 16.1	
		External clock fall time	t _{CPf}	osc	71			_	5	ns			Fig	ure 16.1	
				•	pplicab	10		,	Values					Pof	erence
		ltem	Symbo		ins		Mir	ו Ty	/p	Max	Unit	Test Co	ndition	Figu	
		Input pin high width	t _{iH}	비 의 의 기 의	IQO, IRC IQ3, IRC IQAEC, IKPO to IKP7, TM MIF, TM DTRG	<u>24,</u> MIC,	2		-	_	t _{cyc} t _{subcyc}			Figu	ire 16.3
				A	EVL, AE	VH	0.5	_		-	t _{osc}				
		Input pin low width	t _{iL}		IQO, IRC IQ3, IRC IQAEC, IKPO to IKP7, TM WIF, TM DTRG	<u>74</u> , MIC,	2	_	-	_	t _{cyc} t _{subcyc}			Figu	ire 16.3
				A	EVL, AE	VH	0.5	-	-	-	t _{osc}	•			
		UD pin minimum transition width	t _{UDH} t _{UDL}	U	D		4	_		-	t _{cyc} t _{subcyc}			Figu	ire 16.6
		2. These of and maxim temperature production	num va re, pov	alu wei	es in [.] sup	or ply	de / v	er to volta	aco age,	count and	t for varia	factor ation a	s su amoi	ch as ng	6

temperature, power supply voltage, and variation among production lots. When designing systems, make sure to give due consideration to the SPEC range. Please contact a Renesas sales or support representative for actual performance data on the product.

Rev. 7.00 Mar 10, 2005 page xxvi of xlii

ltem	Page	Revision (See	Manua	I for Det	ails)	
16.8.3 AC Characteristics	520	Table amended				
Table 16.23 Serial				Values		
Interface (SCI3)		Item			Symbol	Min
Timing		Input clock Asyn			t _{scyc}	4
				chronous		6
		Input clock pulse			tsckw	0.4
		Transmit data de (clocked synchro	-		t _{TXD}	_
		Receive data set (clocked synchro			t _{RXS}	150.0
		Receive data hol (clocked synchro			t _{RXH}	150.0
16.8.4 A/D Converter Characteristics	521	Table amended	l		, Values :	
Table 16.24 A/D		ltem	Symbol	Applicat Pins	Min	
Converter Characteristics		Analog power supply voltage	AV_{CC}	AV_{CC}	2.7	
		Analog input voltage	${\sf AV}_{\sf IN}$	AN ₀ to AN ₇	- 0.3	
		Analog power supply current	_	AV _{CC}		
		cuiron	AI _{STOP1}	AV _{cc}		
		Analog input	C _{AIN}	AV _{CC}	_	
		capacitance		AN ₇		
		Conversion time			6.2	
16.8.5 LCD Characteristics	522	Table amended	l		<u>.</u>	
Table 16.25 LCD			Symbol	Applicable Pins		
Characteristics		Segment driver		SEG ₁ to SEG ₃₂		
16.8.9 Watchdog	529	Table amended	l			
Timer Characteristics		Test condition:	Vcc = 5	5 V		
Table 16.33 Watchdog Timer Characteristics						

Rev. 7.00 Mar 10, 2005 page xxvii of xlii

Item	Page	Revision (See Manual for Details)
B.2 Functions	587	Clock Select and notes amended
AMR—A/D Mode Register		Clock Select Bit 7 Conversion Time CKS Conversion Period $\phi = 1 \text{ MHz}$ $\phi = 5 \text{ MHz}$ $\phi = 10 \text{ MHz}^{*2}$ 0 $62/\phi$ $62 \mu s$ $12.4 \mu s$ $6.2 \mu s$ 1 $31/\phi$ $31 \mu s$ $-*1$ $-*1$ Notes: 1. Except for the H8/38124 Group, operation cannot be guaranteed if the conversion time is less than 12.4 μs . Make sure to select a setting that gives a conversion time of 12.4 μs or more in such cases. For the H8/38124 Group select a setting that gives a conversion time of 6.2 μs or more. 2. H8/38124 Group only.
C.8 Block Diagrams of Port 9 Figure C.8(c) Port 9 Block Diagram (Pin P9 ₃ , H8/38124 Group only)	633	Newly added
C.10 Block Diagrams of Port B Figure C.10(a) Port B Block Diagram	635	Title amended
Figure C.10(b) Port B Block Diagram (Pin PB ₀ , H8/38124 Group only)	636	Newly added
Figure C.10(c) Port B Block Diagram (Pin PB ₁ , H8/38124 Group only)	637	Newly added

Rev. 7.00 Mar 10, 2005 page xxviii of xlii

ltem	Page	Revision (See Manual for Details)						
Appendix E List of Product Codes	642	Table	ameno	ded				Package
		Product Ty	pe			Product Code	Mark Code	(Package Code)
Table E.1 H8/38024		H8/38124	H8/38124	Mask ROM	Regular	HD64338124H	38124(***)H	80-pin QFP (FP-80A)
Group Product Code		Group		versions	specifications	HD64338124W	38124(***)W	80-pin TQFP (TFP-80C)
					Wide-range	HD64338124HW	38124(***)H	80-pin QFP (FP-80A)
Lineup					specifications	HD64338124WW	38124(***)W	80-pin TQFP (TFP-80C)
			H8/38123	Mask ROM	Regular specifications	HD64338123H	38123(***)H	80-pin QFP (FP-80A)
				versions		HD64338123W	38123(***)W	80-pin TQFP (TFP-80C)
					Wide-range specifications	HD64338123HW	38123(***)H	80-pin QFP (FP-80A)
						HD64338123WW	38123(***)W	80-pin TQFP (TFP-80C)
			H8/38122	F-ZTAT	Regular specifications	HD64F38122H	F38122H	80-pin QFP (FP-80A)
				versions		HD64F38122W	F38122W	80-pin TQFP (TFP-80C)
					Wide-range specifications M Regular specifications	HD64F38122HW	F38122H	80-pin QFP (FP-80A)
						HD64F38122WW	F38122W	80-pin TQFP (TFP-80C)
				Mask ROM		HD64338122H	38122(***)H	80-pin QFP (FP-80A)
				versions		HD64338122W	38122(***)W	80-pin TQFP (TFP-80C)
					Wide-range	HD64338122HW	38122(***)H	80-pin QFP (FP-80A)
					specifications	HD64338122WW	38122(***)W	80-pin TQFP (TFP-80C)
			H8/38121	Mask ROM	Regular	HD64338121H	38121(***)H	80-pin QFP (FP-80A)
				versions	specifications	HD64338121W	38121(***)W	80-pin TQFP (TFP-80C)
					Wide-range	HD64338121HW	38121(***)H	80-pin QFP (FP-80A)
					specifications	HD64338121WW	38121(***)W	80-pin TQFP (TFP-80C)
			H8/38120	Mask ROM	Regular	HD64338120H	38120(***)H	80-pin QFP (FP-80A)
				versions	specifications	HD64338120W	38120(***)W	80-pin TQFP (TFP-80C)
					Wide-range	HD64338120HW	38120(***)H	80-pin QFP (FP-80A)
					specifications	HD64338120WW	38120(***)W	80-pin TQFP (TFP-80C)

Rev. 7.00 Mar 10, 2005 page xxix of xlii

Rev. 7.00 Mar 10, 2005 page xxx of xlii

Contents

Secti	ion 1	Overview	1
1.1	Overv	/iew	1
1.2	Interr	al Block Diagram	7
1.3	Pin A	rrangement and Functions	9
	1.3.1	Pin Arrangement	9
	1.3.2	Pin Functions	19
Secti	ion 2	CPU	25
2.1	Overv	view	25
	2.1.1	Features	25
	2.1.2	Address Space	26
	2.1.3	Register Configuration	26
2.2	Regis	ter Descriptions	27
	2.2.1	General Registers	27
	2.2.2	Control Registers	27
	2.2.3	Initial Register Values	29
2.3	Data	Formats	29
	2.3.1	Data Formats in General Registers	30
	2.3.2	Memory Data Formats	31
2.4		essing Modes	32
	2.4.1	Addressing Modes	32
	2.4.2	Effective Address Calculation	34
2.5	Instru	ction Set	38
	2.5.1	Data Transfer Instructions	40
	2.5.2	Arithmetic Operations	42
	2.5.3	Logic Operations	43
	2.5.4	Shift Operations	44
	2.5.5	Bit Manipulations	46
	2.5.6	Branching Instructions	50
	2.5.7	System Control Instructions	52
	2.5.8	Block Data Transfer Instruction	53
2.6		Operational Timing	55
	2.6.1	Access to On-Chip Memory (RAM, ROM)	55
	2.6.2	Access to On-Chip Peripheral Modules	56
2.7	CPU	States	57
	2.7.1	Overview	57

Rev. 7.00 Mar 10, 2005 page xxxi of xlii

	2.7.2	Program Execution State	59
	2.7.3	Program Halt State	59
	2.7.4	Exception-Handling State	59
2.8	Memo	bry Map	60
	2.8.1	Memory Map	60
2.9	Appli	cation Notes	66
	2.9.1	Notes on Data Access	66
	2.9.2	Notes on Bit Manipulation	68
	2.9.3	Notes on Use of the EEPMOV Instruction	74
Secti	ion 3	Exception Handling	75
3.1	Overv	/iew	75
3.2	Reset		75
	3.2.1	Overview	75
	3.2.2	Reset Sequence	75
	3.2.3	Interrupt Immediately after Reset	76
3.3	Interr	upts	77
	3.3.1	Overview	77
	3.3.2	Interrupt Control Registers	79
	3.3.3	External Interrupts	90
	3.3.4	Internal Interrupts	91
	3.3.5	Interrupt Operations	92
	3.3.6	Interrupt Response Time	97
3.4	Appli	cation Notes	98
	3.4.1	Notes on Stack Area Use	98
	3.4.2	Notes on Rewriting Port Mode Registers	99
	3.4.3	Method for Clearing Interrupt Request Flags	101
Secti	ion 4	Clock Pulse Generators	103
4.1	Overv	view	103
	4.1.1	Block Diagram	103
	4.1.2	System Clock and Subclock	
	4.1.3	Register Descriptions	105
4.2	Syster	m Clock Generator	106
4.3	Subcl	ock Generator	111
4.4		alers	
4.5		on Oscillators	
	4.5.1	Definition of Oscillation Stabilization Wait Time	
	4.5.2	Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator	
		Element)	117

Rev. 7.00 Mar 10, 2005 page xxxii of xlii

	4.5.3	Note on Use of HD64F38024	118
4.6	Notes	on H8/38124 Group	118
Secti	on 5	Power-Down Modes	119
5.1	Overv	iew	119
	5.1.1	System Control Registers	122
5.2	Sleep	Mode	126
	5.2.1	Transition to Sleep Mode	126
	5.2.2	Clearing Sleep Mode	127
	5.2.3	Clock Frequency in Sleep (Medium-Speed) Mode	127
5.3	Stand	by Mode	128
	5.3.1	Transition to Standby Mode	128
	5.3.2	Clearing Standby Mode	128
	5.3.3	Oscillator Stabilization Time after Standby Mode is Cleared	128
	5.3.4	Standby Mode Transition and Pin States	130
	5.3.5	Notes on External Input Signal Changes before/after Standby Mode	131
5.4	Watch	1 Mode	132
	5.4.1	Transition to Watch Mode	132
	5.4.2	Clearing Watch Mode	133
	5.4.3	Oscillator StabilizationTime after Watch Mode is Cleared	133
	5.4.4	Notes on External Input Signal Changes before/after Watch Mode	133
5.5	Subsle	eep Mode	134
	5.5.1	Transition to Subsleep Mode	134
	5.5.2	Clearing Subsleep Mode	134
5.6	Subac	tive Mode	135
	5.6.1	Transition to Subactive Mode	135
	5.6.2	Clearing Subactive Mode	135
	5.6.3	Operating Frequency in Subactive Mode	135
5.7	Active	e (Medium-Speed) Mode	136
	5.7.1	Transition to Active (Medium-Speed) Mode	136
	5.7.2	Clearing Active (Medium-Speed) Mode	136
	5.7.3	Operating Frequency in Active (Medium-Speed) Mode	136
5.8	Direct	Transfer	137
	5.8.1	Overview of Direct Transfer	137
	5.8.2	Direct Transition Times	138
	5.8.3	Notes on External Input Signal Changes before/after Direct Transition	140
5.9	Modu	le Standby Mode	141
	5.9.1	Setting Module Standby Mode	141
	5.9.2	Clearing Module Standby Mode	141

Rev. 7.00 Mar 10, 2005 page xxxiii of xlii

Renesas

Secti	on 6	ROM	143
6.1	Overvi	ew	143
	6.1.1	Block Diagram	143
6.2	H8/38	024 PROM Mode	144
	6.2.1	Setting to PROM Mode	144
	6.2.2	Socket Adapter Pin Arrangement and Memory Map	144
6.3	H8/38	024 Programming	147
	6.3.1	Writing and Verifying	147
	6.3.2	Programming Precautions	152
6.4	Reliab	ility of Programmed Data	153
6.5	Flash I	Memory Overview	154
	6.5.1	Features	154
	6.5.2	Block Diagram	155
	6.5.3	Block Configuration	156
	6.5.4	Register Configuration	158
6.6	Descri	ptions of Registers of the Flash Memory	158
	6.6.1	Flash Memory Control Register 1 (FLMCR1)	158
	6.6.2	Flash Memory Control Register 2 (FLMCR2)	161
	6.6.3	Erase Block Register (EBR)	
	6.6.4	Flash Memory Power Control Register (FLPWCR)	162
	6.6.5	Flash Memory Enable Register (FENR)	163
6.7	On-Bo	ard Programming Modes	164
	6.7.1	Boot Mode	164
	6.7.2	Programming/Erasing in User Program Mode	167
	6.7.3	Notes on On-Board Programming	168
6.8	Flash l	Memory Programming/Erasing	168
	6.8.1	Program/Program-Verify	168
	6.8.2	Erase/Erase-Verify	172
	6.8.3	Interrupt Handling when Programming/Erasing Flash Memory	172
6.9	Progra	m/Erase Protection	174
	6.9.1	Hardware Protection	174
	6.9.2	Software Protection	174
	6.9.3	Error Protection	175
6.10	Progra	mmer Mode	175
	6.10.1	Socket Adapter	175
	6.10.2	Programmer Mode Commands	176
	6.10.3	Memory Read Mode	179
	6.10.4	Auto-Program Mode	182
	6.10.5	Auto-Erase Mode	184
	6.10.6	Status Read Mode	185

Rev. 7.00 Mar 10, 2005 page xxxiv of xlii

	6.10.7	Status Polling	187
	6.10.8	Programmer Mode Transition Time	188
	6.10.9	Notes on Memory Programming	188
6.11	Power	-Down States for Flash Memory	189
Secti	on 7	RAM	191
7.1	Overv	ew	191
	7.1.1	Block Diagram	191
Secti	on 8	I/O Ports	193
8.1		ew	
8.2			
0.2	8.2.1	Overview	
	8.2.2	Register Configuration and Description	
	8.2.3	Pin Functions	
	8.2.4	Pin States	
	8.2.5	MOS Input Pull-Up	
8.3			
	8.3.1	Overview	
	8.3.2	Register Configuration and Description	
	8.3.3	Pin Functions	
	8.3.4	Pin States	
	8.3.5	MOS Input Pull-Up	
8.4	Port 4.		
	8.4.1	Overview	209
	8.4.2	Register Configuration and Description	
	8.4.3	Pin Functions	211
	8.4.4	Pin States	212
8.5	Port 5.		213
	8.5.1	Overview	213
	8.5.2	Register Configuration and Description	213
	8.5.3	Pin Functions	216
	8.5.4	Pin States	217
	8.5.5	MOS Input Pull-Up	217
8.6	Port 6.		218
	8.6.1	Overview	218
	8.6.2	Register Configuration and Description	218
	8.6.3	Pin Functions	220
	8.6.4	Pin States	221
	8.6.5	MOS Input Pull-Up	221

Rev. 7.00 Mar 10, 2005 page xxxv of xlii

8.7	Port 7		222
	8.7.1	Overview	222
	8.7.2	Register Configuration and Description	222
	8.7.3	Pin Functions	224
	8.7.4	Pin States	224
8.8	Port 8		225
	8.8.1	Overview	225
	8.8.2	Register Configuration and Description	225
	8.8.3	Pin Functions	227
	8.8.4	Pin States	227
8.9	Port 9		228
	8.9.1	Overview	228
	8.9.2	Register Configuration and Description	229
	8.9.3	Pin Functions	232
	8.9.4	Pin States	232
8.10	Port A.		233
	8.10.1	Overview	233
	8.10.2	Register Configuration and Description	233
	8.10.3	Pin Functions	235
	8.10.4	Pin States	236
8.11	Port B.		237
	8.11.1	Overview	237
	8.11.2	Register Configuration and Description	237
	8.11.3	Pin Functions	239
8.12	Input/C	Output Data Inversion Function	240
	8.12.1	Overview	240
	8.12.2	Register Configuration and Descriptions	241
	8.12.3	Note on Modification of Serial Port Control Register	242
8.13	Applica	ation Note	243
	8.13.1	The Management of the Un-Use Terminal	243
Secti	on 9 '	Гimers	245
9.1		PW.	
9.2		A	-
).2		Overview	
	9.2.1		240
	9.2.2	•	240
	9.2.3 9.2.4	Timer A Operation States	
	9.2.4	Application Note	
9.3			
).5	I mici v		255

Rev. 7.00 Mar 10, 2005 page xxxvi of xlii

	9.3.1	Overview	253
	9.3.2	Register Descriptions	255
	9.3.3	Timer Operation	258
	9.3.4	Timer C Operation States	260
9.4	Timer I	7	261
	9.4.1	Overview	261
	9.4.2	Register Descriptions	264
	9.4.3	CPU Interface	271
	9.4.4	Operation	274
	9.4.5	Application Notes	277
9.5	Timer (J	281
	9.5.1	Overview	281
	9.5.2	Register Descriptions	283
	9.5.3	Noise Canceler	288
	9.5.4	Operation	290
	9.5.5	Application Notes	295
	9.5.6	Timer G Application Example	
9.6	Watche	log Timer	300
	9.6.1	Overview	
	9.6.2	Register Descriptions	303
	9.6.3	Timer Operation	
	9.6.4	Watchdog Timer Operation States	
9.7	Asynch	ronous Event Counter (AEC)	
	9.7.1	Overview	
	9.7.2	Register Configurations	
	9.7.3	Operation	
	9.7.4	Asynchronous Event Counter Operation Modes	
	9.7.5	Application Notes	328
		Serial Communication Interface	
10.1		ew	
		Features	
		Block Diagram	
		Pin Configuration	
		Register Configuration	
10.2	-	r Descriptions	
		Receive Shift Register (RSR)	
		Receive Data Register (RDR)	
	10.2.3	Transmit Shift Register (TSR)	
	10.2.4	Transmit Data Register (TDR)	336

Rev. 7.00 Mar 10, 2005 page xxxvii of xlii

Renesas

	10.2.5	Serial Mode Register (SMR)	337
	10.2.6	Serial Control Register 3 (SCR3)	340
	10.2.7	Serial Status Register (SSR)	344
	10.2.8	Bit Rate Register (BRR)	348
	10.2.9	Clock stop register 1 (CKSTPR1)	354
	10.2.10	Serial Port Control Register (SPCR)	354
10.3	Operat	ion	356
	10.3.1	Overview	356
	10.3.2	Operation in Asynchronous Mode	360
	10.3.3	Operation in Synchronous Mode	369
	10.3.4	Multiprocessor Communication Function	376
10.4	Interru	pts	383
10.5	Applica	ation Notes	384
~ .			
		10-Bit PWM	
11.1		ew	
		Features	
		Block Diagram	
		Pin Configuration	
		Register Configuration	
11.2	-	er Descriptions	
		PWM Control Register (PWCRm)	
		PWM Data Registers U and L (PWDRUm, PWDRLm)	
		Clock Stop Register 2 (CKSTPR2)	
11.3	-	ion	
		Operation	
	11.3.2	PWM Operation Modes	397
Section	ion 12	A/D Converter	200
12.1		ew	
12.1		Features	
		Block Diagram	
		Pin Configuration	
		Register Configuration	
12.2		r Descriptions	
12.2	-	A/D Result Registers (ADRRH, ADRRL)	
	12.2.1	A/D Mode Register (AMR)	
	12.2.2		
		Clock Stop Register 1 (CKSTPR1)	
12.3		ion	
12.5	Sperm		100

Rev. 7.00 Mar 10, 2005 page xxxviii of xlii

	12.3.1	A/D Conversion Operation	406
	12.3.2	Start of A/D Conversion by External Trigger Input	406
	12.3.3	A/D Converter Operation Modes	407
12.4	Interruj	pts	407
12.5	Typical	l Use	407
12.6	A/D Co	onversion Accuracy Definitions	411
12.7	Applica	ation Notes	413
	12.7.1	Permissible Signal Source Impedance	413
	12.7.2	Influences on Absolute Precision	413
	12.7.3	Additional Usage Notes	414
Secti	on 13	LCD Controller/Driver	415
13.1	Overvie	ew	415
	13.1.1	Features	415
	13.1.2	Block Diagram	416
	13.1.3	Pin Configuration	418
	13.1.4	Register Configuration	418
13.2	Registe	r Descriptions	419
	13.2.1	LCD Port Control Register (LPCR)	419
	13.2.2	LCD Control Register (LCR)	421
	13.2.3	LCD Control Register 2 (LCR2)	423
	13.2.4	Clock Stop Register 2 (CKSTPR2)	425
13.3	Operati	ion	426
	13.3.1	Settings up to LCD Display	426
	13.3.2	Relationship between LCD RAM and Display	428
		Operation in Power-Down Modes	
	13.3.4	Boosting the LCD Drive Power Supply	434
Secti	on 14	Power-On Reset and Low-Voltage Detection Circuits	
		(H8/38124 Group Only)	435
14.1	Overvie	ew	
	14.1.1	Features	435
	14.1.2	Block Diagram	436
	14.1.3	Pin Description	437
		Register Descriptions	
14.2		ual Register Descriptions	
		Low-Voltage Detection Control Register (LVDCR)	
		Low-Voltage Detection Status Register (LVDSR)	
		Low-Voltage Detection Counter (LVDCNT)	
		Clock Stop Register 2 (CKSTPR2)	

Rev. 7.00 Mar 10, 2005 page xxxix of xlii

Renesas

14.3	Operation	443
	14.3.1 Power-On Reset Circuit	443
	14.3.2 Low-Voltage Detection Circuit	444
Sect	on 15 Power Supply Circuit (H8/38124 Group Only)	451
15.1	When Using Internal Power Supply Step-Down Circuit	
15.2	When Not Using Internal Power Supply Step-Down Circuit	
Sect	on 16 Electrical Characteristics	453
16.1	H8/38024 Group ZTAT Version and Mask ROM Version Absolute Maximum Rating	
16.2	H8/38024 Group ZTAT Version and Mask ROM Version Electrical Characteristics	
	16.2.1 Power Supply Voltage and Operating Range	
	16.2.2 DC Characteristics	
	16.2.3 AC Characteristics	
	16.2.4 A/D Converter Characteristics	
	16.2.5 LCD Characteristics.	
16.3	H8/38024 Group F-ZTAT Version and H8/38024R Group F-ZTAT Version Absolute	
1010	Maximum Ratings	
16.4	H8/38024 Group F-ZTAT Version and H8/38024R Group F-ZTAT Version Electrica	
	Characteristics	
	16.4.1 Power Supply Voltage and Operating Range	
	16.4.2 DC Characteristics	
	16.4.3 AC Characteristics	
	16.4.4 A/D Converter Characteristics	
	16.4.5 LCD Characteristics	
	16.4.6 Flash Memory Characteristics	
16.5	H8/38024S Group Mask ROM Version Absolute Maximum Ratings	
16.6	H8/38024S Group Mask ROM Version Electrical Characteristics	
1010	16.6.1 Power Supply Voltage and Operating Range	
	16.6.2 DC Characteristics	
	16.6.3 AC Characteristics	
	16.6.4 A/D Converter Characteristics	
	16.6.5 LCD Characteristics	
16.7	Absolute Maximum Ratings of H8/38124 Group F-ZTAT Version and Mask ROM	
1017	•	505
16.8	Electrical Characteristics of H8/38124 Group F-ZTAT Version and Mask ROM	505
10.0	Version	506
	16.8.1 Power Supply Voltage and Operating Ranges	
	16.8.2 DC Characteristics	
	16.8.3 AC Characteristics	
		517

Rev. 7.00 Mar 10, 2005 page xl of xlii

	16.8.4 A/D Converter Characteristics	521
	16.8.5 LCD Characteristics	522
	16.8.6 Flash Memory Characteristics	523
	16.8.7 Power Supply Voltage Detection Circuit Characteristics	525
	16.8.8 Power-On Reset Circuit Characteristics	528
	16.8.9 Watchdog Timer Characteristics	529
16.9	Operation Timing	529
16.10	Output Load Circuit	532
16.11	Resonator Equivalent Circuit	532
16.12	Usage Note	533
Appe	endix A CPU Instruction Set	535
A.1	Instructions	
A.2	Operation Code Map	
A.3	Number of Execution States	
	endix B Internal I/O Registers	
B .1	Addresses	
B.2	Functions	555
Appe	endix C I/O Port Block Diagrams	616
C.1	Block Diagrams of Port 1	
C.2	Block Diagrams of Port 3	
C.3	Block Diagrams of Port 4	624
C.4	Block Diagram of Port 5	628
C.5	Block Diagram of Port 6	629
C.6	Block Diagram of Port 7	630
C.7	Block Diagram of Port 8	631
C.8	Block Diagrams of Port 9	632
C.9	Block Diagram of Port A	634
C.10	Block Diagrams of Port B	635
Appe	endix D Port States in the Different Processing States	638
Appe	endix E List of Product Codes	639
Appe	endix F Package Dimensions	643
Арре	endix G Specifications of Chip Form	647

Rev. 7.00 Mar 10, 2005 page xli of xlii

Renesas

Appendix H	Form of Bonding Pads	649
Appendix I	Specifications of Chip Tray	650

Rev. 7.00 Mar 10, 2005 page xlii of xlii

Section 1 Overview

1.1 Overview

The H8/300L Series is a series of single-chip microcomputers (MCU: microcomputer unit), built around the high-speed H8/300L CPU and equipped with peripheral system functions on-chip.

Within the H8/300L Series, the H8/38024 Group, H8/38024S Group, and H8/38124 Group comprise single-chip microcomputers equipped with a LCD (Liquid Crystal Display) controller/driver. Other on-chip peripheral functions include six timers, a two-channel 10-bit pulse width modulator (PWM), a serial communication interface, and an A/D converter. Together, these functions make the H8/38024 Group, H8/38024S Group, and H8/38124 Group ideally suited for embedded applications in systems requiring low power consumption and LCD display. Models in the H8/38024 Group, H8/38024S Group, and H8/38124 Group are the H8/38024, H8/38024S, and H8/38124 with on-chip 32-Kbyte ROM and 1-Kbyte RAM, the H8/38023, H8/38023S, and H8/38123 with on-chip 16-Kbyte ROM and 1-Kbyte RAM, the H8/38021, H8/38021S, and H8/38121 with 12-Kbyte ROM and 512 byte RAM, and the H8/38020, H8/38020S, and H8/38120 with 8-Kbyte ROM and 512 byte RAM.

The H8/38024 is also available in a ZTAT^{TM*1} version with on-chip PROM which can be programmed as required by the user. The H8/38024 is also available in F-ZTAT^{TM*2} versions with on-chip flash memory which can be reprogrammed on board.

The H8/38124 is also available in an F-ZTATTM version with on-chip flash memory that can be programmed on board.

Table 1.1 summarizes the features of the H8/38024 Group, H8/38024S Group, and H8/38124 Group.

Notes: 1. ZTAT (Zero Turn Around Time) is a trademark of Renesas Technology Corp.

2. F-ZTAT is a trademark of Renesas Technology Corp.

Rev. 7.00 Mar 10, 2005 page 1 of 652 REJ09B0042-0700

Table 1.1	Features
ltem	Specification
CPU	High-speed H8/300L CPU
	General-register architecture
	General registers: Sixteen 8-bit registers (can be used as eight 16-bit registers)
	Operating speed
	 Max. operating speed: 8 MHz (5 MHz for HD64F38024 and H8/38024S Group)
	— Add/subtract: 0.25 μs (operating at 8 MHz), 0.4 μs (operating at $φ = 5$ MHz)
	— Multiply/divide: 1.75 μ s (operating at 8 MHz), 2.8 μ s (operating at ϕ = 5 MHz)
	 Can run on 32.768 kHz or 38.4 kHz subclock (32.768 kHz only for H8/38124 Group)
	Instruction set compatible with H8/300 CPU
	 Instruction length of 2 bytes or 4 bytes
	 Basic arithmetic operations between registers
	 MOV instruction for data transfer between memory and registers
	Typical instructions
	— Multiply (8 bits \times 8 bits)
	— Divide (16 bits ÷ 8 bits)
	— Bit accumulator
	 Register-indirect designation of bit position
Interrupts	22 interrupt sources
	 13 external interrupt sources (IRQ₄, IRQ₃, IRQ₁, IRQ₀, WKP₇ to WKP₀, IRQAEC)
	9 internal interrupt sources

Rev. 7.00 Mar 10, 2005 page 2 of 652 REJ09B0042-0700

ltem	Specification				
Clock pulse	Two on-chip clock pulse generators				
generators	 System clock pulse generator: 1.0 to 16 MHz: H8/38024 Group 1.0 to 10 MHz: HD64F38024, HD64F38024R, and H8/38024S Group 2.0 to 20 MHz: H8/38124 Group 				
	 Subclock pulse generator: 32.768 kHz, 38.4 kHz* (* does not apply to H8/38124 Group) H8/38124 Group equipped with on-chip oscillator 				
Power-down	Seven power-down modes				
modes	Sleep (high-speed) mode				
	Sleep (medium-speed) mode				
	Standby mode				
	Watch mode				
	Subsleep mode				
	Subactive mode				
	Active (medium-speed) mode				
Memory	Large on-chip memory				
	• H8/38024, H8/38024S, and H8/38124: 32-Kbyte ROM, 1-Kbyte RAM				
	 H8/38023, H8/38023S, and H8/38123: 24-Kbyte ROM, 1-Kbyte RAM 				
	 H8/38022, H8/38022S, and H8/38122: 16-Kbyte ROM, 1-Kbyte RAM 				
	 H8/38021, H8/38021S, and H8/38121: 12-Kbyte ROM, 512 byte RAM 				
	• H8/38020, H8/38020S, and H8/38120: 8-Kbyte ROM, 512 byte RAM				
I/O ports	66 pins				
	• 51 I/O pins (50 pins on H8/38124 Group)				
	9 input pins				
	6 output pins				

Rev. 7.00 Mar 10, 2005 page 3 of 652 REJ09B0042-0700

ltem	Specification
Timers	Six on-chip timers
	• Timer A: 8-bit timer
	Count-up timer with selection of eight internal clock signals divided from the system clock $(\phi)^*$ and four clock signals divided from the watch clock $(\phi_w)^*$
	Asynchronous event counter: 16-bit timer
	 Count-up timer able to count asynchronous external events independently of the MCU's internal clocks
	Asynchronous external events can be counted (both rising and falling edge detection possible)
	Timer C: 8-bit timer
	 Count-up/down timer with selection of seven internal clock signals or event input from external pin
	— Auto-reloading
	Timer F: 16-bit timer
	 — Can be used as two independent 8-bit timers
	 Count-up timer with selection of four internal clock signals or event inpu from external pin
	 Provision for toggle output by means of compare-match function
	• Timer G: 8-bit timer
	 Count-up timer with selection of four internal clock signals
	 Incorporates input capture function (built-in noise canceler)
	Watchdog timer
	 Reset signal generated by overflow of 8-bit counter

Rev. 7.00 Mar 10, 2005 page 4 of 652 REJ09B0042-0700

ltem	Specification				
Serial communication interface	SCI3: 8-bit synchronous/asynchronous serial interface Incorporates multiprocessor communication function				
10-bit PWM	Pulse-division PWM output for reduced ripple				
	• Can be used as a 10-bit D/A converter by connecting to an external low- pass filter.				
A/D converter	Successive approximations using a resistance ladder				
	8-channel analog input pins				
	 Conversion time: 31/φ or 62/φ per channel 				
LCD controller/ driver	LCD controller/driver equipped with a maximum of 32 segment pins and four common pins				
	• Choice of four duty cycles (static, 1/2, 1/3, or 1/4)				
	• Segment pins can be switched to general-purpose port function in 4-bit units				
Power-on reset	Power-on reset circuit				
and low-voltage detect circuits (H8/38124 Group only)	 An internal reset signal can be issued at power-on by connecting an external capacitor. 				
Silly)	Low-voltage detect circuit				
	 Monitors the power supply voltage and issues an internal reset signal or interrupt if the voltage goes below or above a specified range. 				

Rev. 7.00 Mar 10, 2005 page 5 of 652 REJ09B0042-0700

Section 1 Overview

tem	Specification				
Product lineup	Mart DOM Version	Product Code			ROM/RAM Size
	Mask ROM Version	ZTAT Version	F-ZTAT Version	Package	(Byte)
	HD64338024	HD64738024	HD64F38024R	FP-80A	32K/1K
			HD64F38024	FP-80B	
				TFP-80C	
				TLP-85V (HD64F38024R only)	
				Die (mask ROM/F-ZTAT version only)	
	HD64338023	_	_	FP-80A	24K/1K
				FP-80B	
				TFP-80C	
				Die	
	HD64338022	_	—	FP-80A	16K/1K
				FP-80B	
				TFP-80C	
				Die	
	HD64338021	_	_	FP-80A	12K/512
				FP-80B	
				TFP-80C Die	
	HD64338020	_	_	FP-80A	8K/512
				FP-80B	
				TFP-80C	
				Die	
	HD64338024S	_	_	FP-80A	32K/1K
				TFP-80C	
				TLP-85V	
				Die	
	HD64338023S	_	_	FP-80A	24K/1K
				TFP-80C	
				TLP-85V	
				Die	
	HD64338022S	_	_	FP-80A	16K/1K
				TFP-80C	
				TLP-85V	
				Die	
	HD64338021S	_	-	FP-80A	12K/512
				TFP-80C	
				TLP-85V	
				Die	01//510
	HD64338020S	_	_	FP-80A	8K/512
				TFP-80C	
				TLP-85V	
				Die	
	HD64338124	_	HD64F38124	FP-80A TFP-80C	32K/1K
	HD64338123	_	_	FP-80A	24K/1K
				TFP-80C	
	HD64338122		HD64F38122	FP-80A TFP-80C	16K/1K
	HD64338121	_	_	FP-80A TFP-80C	12K/512
	HD64338120	_	_	FP-80A TFP-80C	8K/512


Note: * See section 4, Clock Pulse Generators, for the definition of ϕ and ϕ_w .

Rev. 7.00 Mar 10, 2005 page 6 of 652 REJ09B0042-0700

1.2 Internal Block Diagram

Figure 1.1(1) shows a block diagram of the H8/38024 Group and H8/38024S Group.

Figure 1.1(2) shows a block diagram of the H8/38124 Group.





Rev. 7.00 Mar 10, 2005 page 7 of 652 REJ09B0042-0700




Figure 1.1(2) Block Diagram (H8/38124 Group)

Rev. 7.00 Mar 10, 2005 page 8 of 652 REJ09B0042-0700

1.3 Pin Arrangement and Functions

1.3.1 Pin Arrangement

The H8/38024 Group, H8/38024R Group, H8/38024S Group, and H8/38124 Group pin arrangements are shown in figures 1.2, 1.3, and 1.4. The bonding pad location diagram of the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 is shown in figure 1.5. The bonding pad coordinates of the HCD64338024, HCD64338023, HCD64338020, HCD64338024, HCD64338023, HCD64338020 are given in table 1.2. The bonding pad location diagram of the HCD64F38024, HCD64F38024R is shown in figure 1.6. The bonding pad coordinates of the HCD64F38024 are given in table 1.3. The bonding pad location diagram of the HCD64F3802A are given in table 1.3. The bonding pad location diagram of the HCD64F3802A, HCD64338022S, HCD64338021S, and HCD64338020S is shown in figure 1.7. The bonding pad coordinates of the HCD64338024S, HCD64338023S, HCD64338020S are given in table 1.4.




Figure 1.2(1) Pin Arrangement (FP-80A, TFP-80C: Top View, H8/38024 Group, H8/38024R Group, H8/38024S Group)

Rev. 7.00 Mar 10, 2005 page 9 of 652 REJ09B0042-0700

Section 1 Overview




Figure 1.2(2) Pin Arrangement (FP-80A, TFP-80C: Top View, H8/38124 Group)

Rev. 7.00 Mar 10, 2005 page 10 of 652 REJ09B0042-0700




Figure 1.3 Pin Arrangement (FP-80B: Top View, H8/38024 Group, H8/38024R Group)

Rev. 7.00 Mar 10, 2005 page 11 of 652 REJ09B0042-0700




Figure 1.4 Pin Arrangement (TLP-85V, H8/38024R Group, H8/38024S Group)

Rev. 7.00 Mar 10, 2005 page 12 of 652 REJ09B0042-0700




Figure 1.5 Bonding Pad Location Diagram of HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 (Top View)

Rev. 7.00 Mar 10, 2005 page 13 of 652 REJ09B0042-0700

		Coordinates				Coordinates	
Pad No.	Pad Name	X (μm) Y (μm)		Pad No.	Pad Name	X(μm) Y(μ	
1	AV _{CC}	-1870	1546	42	P84/SEG29	1870	-1571
2	P13/TMIG	-1870	1274	43	P85/SEG30	1870	-1395
3	P14/IRQ4/ADTRG	-1870	1058	44	P86/SEG31	1870	-1251
4	P16	-1870	909	45	P87/SEG32	1870	-1111
5	P17/IRQ3/TMIF	-1870	759	46	PA3/COM4	1870	-970
6	X1	-1870	608	47	PA2/COM3	1870	-831
7	X2	-1870	475	48	PA1/COM2	1870	-691
8	AV _{SS}	-1870	304	49	PA0/COM1	1870	-550
9	V _{SS}	-1870	173	50	V3	1870	-410
10	OSC2	-1870	-10	51	V2	1870	-270
11	OSC1	-1870	-150	52	V1	1870	-131
12	TEST	-1870	-290	53	V _{cc}	1870	10
13	RES	-1870	-425	54	V _{SS}	1870	150
14	P50/WKP0/SEG1	-1870	-560	55	P90/PWM1	1870	293
15	P51/WKP1/SEG2	-1870	-695	56	P91/PWM2	1870	489
16	P52/WKP2/SEG3	-1870	-831	57	P92	1870	685
17	P53/WKP3/SEG4	-1870	-966	58	P93	1870	880
18	P54/WKP4/SEG5	-1870	-1101	59	P94	1870	1076
19	P55/WKP5/SEG6	-1870	-1236	60	P95	1870	1274
20	P56/WKP6/SEG7	-1870	-1379	61	IRQAEC	1870	1546
21	P57/WKP7/SEG8	-1870	-1561	62	P30/UD	1782	1872
22	P60/SEG9	-1780	-1872	63	P31/TMOFL	1621	1872
23	P61/SEG10	-1621	-1872	64	P32/TMOFH	1084	1872
24	P62/SEG11	-1037	-1872	65	P33	948	1872
25	P63/SEG12	-896	-1872	66	P34	810	1872
26	P64/SEG13	-765	-1872	67	P35	673	1872
27	P65/SEG14	-635	-1872	68	P36/AEVH	536	1872
28	P66/SEG15	-502	-1872	69	P37/AEVL	311	1872
29	P67/SEG16	-371	-1872	70	P40/SCK32	176	1872
30	P70/SEG17	-239	-1872	71	P41/RXD32	38	1872
31	P71/SEG18	-108	-1872	72	P42/TXD32	-99	1872
32	P72/SEG19	23	-1872	73	P43/IRQ0	-234	1872
33	P73/SEG20	156	-1872	74	PB0/AN0	-482	1872
34	P74/SEG21	287	-1872	75	PB1/AN1	-614	1872
35	P75/SEG22	419	-1872	76	PB2/AN2	-745	1872
36	P76/SEG23	550	-1872	77	PB3/AN3/IRQ1/TMIC	-878	1872
37	P77/SEG24	682	-1872	78	PB4/AN4	-1008	1872
38	P80/SEG25	833	-1872	79	PB5/AN5	-1148	1872
39	P81/SEG26	1040	-1872	80	PB6/AN6	-1621	1872
40	P82/SEG27	1621	-1872	81	PB7/AN7	-1782	1872
41	P83/SEG28	1782	-1872				

Table 1.2 Bonding Pad Coordinates of HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020

Note: V_{SS} Pads (No. 8 and 9) should be connected to power supply lines.

TEST Pad (No. 12) should be connected to V_{ss}.

If the pad of these aren't connected to the power supply line, the LSI will not operate correctly. These values show the coordinates of the centers of pads. The accuracy is $\pm 5 \ \mu m$. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads.

Rev. 7.00 Mar 10, 2005 page 14 of 652 REJ09B0042-0700





Figure 1.6 Bonding Pad Location Diagram of HCD64F38024, HCD64F38024R (Top View)



		Coo	rdinates			Coordinates		
Pad No.	Pad Name	X (μm)	Υ (μm)	Pad No.	Pad Name	X (μm)	Υ (μm)	
1	PB7/AN7	-1802	1904	42	P83/SEG28	1802	-1898	
2	AV _{CC}	-1802	1717	43	P84/SEG29	1802	-1750	
3	P13/TMIG	-1802	1443	44	P85/SEG30	1802	-1594	
4	P14/IRQ4/ADTRG	-1802	1292	45	P86/SEG31	1802	-1454	
5	P16	-1802	1157	46	P87/SEG32	1802	-1296	
6	P17/IRQ3/TMIF	-1802	1022	47	PA3/COM4	1802	-1182	
7	X1	-1802	887	48	PA2/COM3	1802	-1068	
8	X2	-1802	753	49	PA1/COM2	1802	-954	
9	AV _{ss}	-1802	638	50	PA0/COM1	1802	-840	
10	V _{SS}	-1802	473	51	V3	1802	-726	
11	OSC2	-1802	318	52	V2	1802	-534	
12	OSC1	-1802	202	53	V1	1802	-402	
13	TEST	-1802	69	54	V _{cc}	1802	-267	
14	RES	-1802	-63	55	V _{ss}	1802	-126	
15	P50/WKP0/SEG1	-1802	-195	56	P90/PWM1	1802	206	
16	P51/WKP1/SEG2	-1802	-355	57	P91/PWM2	1802	457	
17	P52/WKP2/SEG3	-1802	-514	58	P92	1802	707	
18	P53/WKP3/SEG4	-1802	-674	59	P93	1802	958	
19	P54/WKP4/SEG5	-1802	-844	60	P94	1802	1209	
20	P55/WKP5/SEG6	-1802	-1008	61	P95	1802	1460	
21	P56/WKP6/SEG7	-1802	-1348	62	IRQAEC	1802	1710	
22	P57/WKP7/SEG8	-1802	-1709	63	P30/UD	1802	1904	
23	P60/SEG9	-1802	-1904	64	P31/TMOFL	1686	1999	
24	P61/SEG10	-1686	-1999	65	P32/TMOFH	1222	1999	
25	P62/SEG11	-1198	-1999	66	P33	1077	1999	
26	P63/SEG12	-1057	-1999	67	P34	932	1999	
27	P64/SEG13	-916	-1999	68	P35	788	1999	
28	P65/SEG14	-755	-1999	69	P36/AEVH	643	1999	
29	P66/SEG15	-625	-1999	70	P37/AEVL	498	1999	
30	P67/SEG16	-493	-1999	71	P40/SCK32	353	1999	
31	P70/SEG17	-352	-1999	72	P41/RXD32	226	1999	
32	P71/SEG18	-202	-1999	73	P42/TXD32	63	1999	
33	P72/SEG19	-69	-1999	74	P43/IRQ0	-82	1999	
34	P73/SEG20	72	-1999	75	PB0/AN0	-229	1999	
35	P74/SEG21	213	-1999	76	PB1/AN1	-404	1999	
36	P75/SEG22	330	-1999	77	PB2/AN2	-577	1999	
37	P76/SEG23	459	-1999	78	PB3/AN3/IRQ1/TMIC	-751	1999	
38	P77/SEG24	583	-1999	79	PB4/AN4	-925	1999	
39	P80/SEG25	730	-1999	80	PB5/AN5	-1099	1999	
40	P81/SEG26	937	-1999	81	PB6/AN6	-1686	1999	
41	P82/SEG27	1686	-1999					

Table 1.3 Bonding Pad Coordinates of HCD64F38024, HCD64F38024R

Note: $~V_{SS}$ Pads (No. 9 and 10) should be connected to power supply lines.

TEST Pad (No. 13) should be connected to V_{SS} .

If the pad of these aren't connected to the power supply line, the LSI will not operate correctly. These values show the coordinates of the centers of pads. The accuracy is $\pm 5 \ \mu m$. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads.

Rev. 7.00 Mar 10, 2005 page 16 of 652 REJ09B0042-0700




Figure 1.7 Bonding Pad Location Diagram of HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S (Top View)

Rev. 7.00 Mar 10, 2005 page 17 of 652 REJ09B0042-0700

		Coo	rdinates			Coordinates		
Pad No.	Pad Name	X (μm)	Υ (μm)	Pad No.	Pad Name	X (μm)	Υ (μm)	
1	AV _{CC}	-1338	1053	41	P84/SEG29	1338	-1121	
2	P13/TMIG	-1338	823	42	P85/SEG30	1338	-929	
3	P14/IRQ4/ADTRG	-1338	737	43	P86/SEG31	1338	-820	
4	P16	-1338	649	44	P87/SEG32	1338	-721	
5	P17/IRQ3/TMIF	-1338	556	45	PA3/COM4	1338	-610	
6	X1	-1338	460	46	PA2/COM3	1338	-499	
7	X2	-1338	363	47	PA1/COM2	1338	-388	
8	$V_{SS} = AV_{SS}$	-1338	229	48	PA0/COM1	1338	-277	
9	OSC2	-1338	100	49	V3	1338	-189	
10	OSC1	-1338	13	50	V2	1338	-91	
11	TEST	-1338	-74	51	V1	1338	6	
12	RES	-1338	-168	52	V _{cc}	1338	156	
13	P50/WKP0/SEG1	-1338	-265	53	V _{SS}	1338	362	
14	P51/WKP1/SEG2	-1338	-373	54	P90/PWM1	1338	528	
15	P52/WKP2/SEG3	-1338	-481	55	P91/PWM2	1338	614	
16	P53/WKP3/SEG4	-1338	-590	56	P92	1338	699	
17	P54/WKP4/SEG5	-1338	-698	57	P93	1338	785	
18	P55/WKP5/SEG6	-1338	-806	58	P94	1338	871	
19	P56/WKP6/SEG7	-1338	-892	59	P95	1338	957	
20	P57/WKP7/SEG8	-1338	-1091	60	IRQAEC	1338	1147	
21	P60/SEG9	-1121	-1338	61	P30/UD	1131	1338	
22	P61/SEG10	-927	-1338	62	P31/TMOFL	936	1338	
23	P62/SEG11	-805	-1338	63	P32/TMOFH	831	1338	
24	P63/SEG12	-703	-1338	64	P33	735	1338	
25	P64/SEG13	-593	-1338	65	P34	631	1338	
26	P65/SEG14	-483	-1338	66	P35	526	1338	
27	P66/SEG15	-372	-1338	67	P36/AEVH	421	1338	
28	P67/SEG16	-263	-1338	68	P37/AEVL	317	1338	
29	P70/SEG17	-166	-1338	69	P40/SCK32	212	1338	
30	P71/SEG18	-47	-1338	70	P41/RXD32	108	1338	
31	P72/SEG19	55	-1338	71	P42/TXD32	3	1338	
32	P73/SEG20	166	-1338	72	P43/IRQ0	-101	1338	
33	P74/SEG21	277	-1338	73	PB0/AN0	-249	1338	
34	P75/SEG22	388	-1338	74	PB1/AN1	-362	1338	
35	P76/SEG23	499	-1338	75	PB2/AN2	-476	1338	
36	P77/SEG24	610	-1338	76	PB3/AN3/IRQ1/TMIC	-589	1338	
37	P80/SEG25	701	-1338	77	PB4/AN4	-702	1338	
38	P81/SEG26	790	-1338	78	PB5/AN5	-791	1338	
39	P82/SEG27	885	-1338	79	PB6/AN6	-880	1338	
40	P83/SEG28	1076	-1338	80	PB7/AN7	-1081	1338	

Table 1.4Bonding Pad Coordinates of HCD64338024S, HCD64338023S, HCD64338022S,
HCD64338021S, and HCD64338020S

Note: Pad No. 11 (TEST) should be connected to $V_{\mbox{\scriptsize SS}}.$

If it is not connected, the LSI will not operate correctly.

These values show the coordinates of the centers of pads. The accuracy is $\pm 5~\mu\text{m}.$

The home-point position is the chip's center and the center is located at halfway between the upper and lower pads and the left and right pads.

Rev. 7.00 Mar 10, 2005 page 18 of 652 REJ09B0042-0700

1.3.2 Pin Functions

Table 1.5 outlines the pin functions of the H8/38024 Group.

Table 1.5Pin Functions

			Pin No.						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
Power source pins	V _{cc}	52	54	E8	53	54	52	Input	Power supply: All V _{CC} pins should be connected to the system power supply.
	V _{SS}	8 (= AV _{SS}) 53	10 (= AV _{SS}) 55	D8 E1 (= AV _{SS})	9 54	10 55	8 53	Input	Ground: All V_{SS} pins should be connected to the system power supply (0 V).
	AV _{cc}	1	3	B1	1	2	1	Input	Analog power supply: This is the power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.
	AV _{SS}	8 (= V _{SS})	10 (= V _{SS})	E1 (= V _{SS})	8	9	8	Input	Analog ground: This is the A/D converter ground pin. It should be connected to the system power supply (0V).
	V_1 V_2 V_3	51 50 49	53 52 51	F9 E9 F8	52 51 50	53 52 51	51 50 49	Input	LCD power supply: These are the power supply pins for the LCD controller/driver.
	CV _{cc} *4	4	_	_		_		Input	Power supply: This is the internal step-down power supply pin. To ensure stability, a capacitor with a rating of about 0.1 μ F should be connected between this pin and the V _{SS} pin.

Rev. 7.00 Mar 10, 2005 page 19 of 652 REJ09B0042-0700

			Pin No						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
Clock	OSC ₁	10	12	F2	11	12	10	Input	These pins connect to a
pins	OSC ₂	9	11	E3	10	11	9	Output	crystal or ceramic oscillator, or can be used to input an external clock. See section 4, Clock Pulse Generators, for a typical connection diagram.
	X ₁	6	8	D3	6	7	6	Input	These pins connect to a
	X ₂	7	9	D2	7	8	7	Output	⁻ 32.768-kHz or 38.4-kHz ^{*5} crystal oscillator. See section 4, Clock Pulse Generators, for a typical connection diagram.
System control	RES	12	14	F3	13	14	12	Input	Reset: When this pin is driven low, the chip is reset
	TEST	11	13	E2	12	13	11	Input	Test pin: This pin is reserved and cannot be used. It should be connected to V _{SS} .
Interrupt pins	IRQ₀ IRQ₁ IRQ₃ IRQ₄	72 76 5 3	74 78 7 5	C5 B3 D1 B2	73 77 5 3	74 78 6 4	72 76 5 3	Input	IRQ interrupt request 0, 1, 3, and 4: These are input pins for edge- sensitive external interrupts, with a selection of rising or falling edge
	IRQAEC	60	62	C10	61	62	60	Input	Asynchronous event counter event signal: This is an interrupt input pin for enabling asynchronous event input.
									On the H8/38124 Group, this must be fixed at V_{CC} or GND because the oscillator is selected by the input level during resets. Refer to section 4, Clock Pulse Generators, for information on the selection method.

Rev. 7.00 Mar 10, 2005 page 20 of 652 REJ09B0042-0700

			Pin No.						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
Interrupt pins	$\frac{\overline{WKP}_7}{\overline{WKP}_0}$ to	20 to 13	22 to 15	H1, J1, H3, G1, H2, G2, F2, G3	21 to 14	22 to 15	20 to 13	Input	Wakeup interrupt request 7 to 0: These are input pins for rising or falling-edge-sensitive external interrupts.
Timer pins	AEVL AEVH	68 67	70 69	A6 B7	69 68	70 69	68 67	Input	Asynchronous event counter event input: This is an event input pin for input to the asynchronous event counter.
	TMIC	76	78	B3	77	78	76	Input	Timer C event input: This is an event input pin for input to the timer C counter.
	UD	61	63	A9	62	63	61	Input	Timer C up/down select: This pin selects up- or down-counting for the timer C counter. The counter operates as a down-counter when this pin is high, and as an up- counter when low.
	TMIF	5	7	D1	5	6	5	Input	Timer F event input: This is an event input pin for input to the timer F counter.
	TMOFL	62	64	A8	63	64	62	Output	Timer FL output: This is an output pin for waveforms generated by the timer FL output compare function.
	TMOFH	63	65	B9	64	65	63	Output	Timer FH output: This is an output pin for waveforms generated by the timer FH output compare function.
	TMIG	2	4	C1	2	3	2	Input	Timer G capture input: This is an input pin for timer G input capture.

Rev. 7.00 Mar 10, 2005 page 21 of 652 REJ09B0042-0700

			Pin No.						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
10-bit PWM pin	PWM1 PWM2	54 55	56 57	E10 D9	55 56	56 57	54 55	Output	10-bit PWM output: These are output pins for waveforms generated by the channel 1 and 2 10-bi PWMs.
I/O ports	P1 ₇ P1 ₆ P1 ₄ P1 ₃	5 4 3 2	7 6 5 4	D1 C2 B2 C1	5 4 3 2	6 5 4 3	5 4 3 2	I/O	Port 1: This is a 4-bit I/O port. Input or output can be designated for each bi by means of port control register 1 (PCR1).
									Note that the H8/38124 Group is not equipped with a pin 16.
	P3 ₇ to P3 ₀	68 to 61	70 to 63	A6, B7 C7, A7 B8, B9 A8, A9	69 to 62	70 to 63	68 to 61	I/O	Port 3: This is an 8-bit I/C port. Input or output can be designated for each b by means of port control register 3 (PCR3).
									If the on-chip emulator is used, pins 33, 34, and 35 are reserved for the emulator and not available to the user.
	P4 ₃	72	74	C5	73	74	72	Input	Port 4 (bit 3): This is a 1 bit input port.
	P4 ₂ to P4 ₀	71 to 69	73 to 71	B6 B5 C6	72 to 70	73 to 71	71 to 69	I/O	Port 4 (bits 2 to 0): This is a 3-bit I/O port. Input c output can be designated for each bit by means of port control register 4 (PCR4).
	P5 ₇ to P5 ₀	20 to 13	22 to 15	H1, J1 H3, G1 H2, G2 F1, G3	21 to 14	22 to 15	20 to 13	I/O	Port 5: This is an 8-bit I/c port. Input or output can be designated for each b by means of port control register 5 (PCR5).
	P6 ₇ to P6 ₀	28 to 21	30 to 23	K5, J4 H4, K4 J3, J2 K3, K2	29 to 22	30 to 23	28 to 21	I/O	Port 6: This is an 8-bit I/v port. Input or output can be designated for each b by means of port control register 6 (PCR6).

Rev. 7.00 Mar 10, 2005 page 22 of 652 REJ09B0042-0700

			Pin No.						
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
I/O ports	P7 ₇ to P7 ₀	36 to 29	38 to 41	J8, J7 K6, H7 H6, J7 H6, J5 J6, H5	37 to 30	38 to 31	36 to 29	I/O	Port 7: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 7 (PCR7).
	P8 ₇ to P8 ₀	44 to 37	46 to 39	H9, J9 H10, J10 K8, K9 H8, K7	45 to 38	46 to 39	44 to 37	I/O	Port 8: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 8 (PCR8).
	P9 ₅ to P9 ₀	59 to 54	61 to 56	B10, C8 D10, C9 D9, E10	60 to 55	61 to 56	59 to 54	Output	Port 9: This is a 6-bit output port. If the on-chip emulator is used, pin 95 is reserved for the emulator and not available to the user. In the case of the F-ZTAT version, pin 95 should not be left open in the user mode, and should instead be pulled up to high level.
	PA ₃ to PA ₀	45 to 48	47 to 50	G10 G8 G9 F10	46 to 49	47 to 50	45 to 48	I/O	Port A: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register A (PCRA).
	PB ₇ to PB ₀	80 to 73	2, 1, 80 to 75	A3, A2 C3, A4 B3, B4 A5, C4	81 to 74	1, 81 to 75	80 to 73	Input	Port B: This is an 8-bit input port.
Serial communi- cation	RXD ₃₂	70	72	B5	71	72	70	Input	SCI3 receive data input: This is the SCI3 data input pin.
(SCI)	TXD ₃₂	71	73	B6	72	73	71	Output	SCI3 transmit data output: This is the SCI3 data output pin.
	SCK ₃₂	69	71	C6	70	71	69	I/O	SCI3 clock I/O: This is the SCI3 clock I/O pin.
A/D converter	AN ₇ to AN ₀	80 to 73	2, 1, 80 to 75	A3, A2 C3, A4 B3, B4 A5, C4	81 to 74	1, 81 to 75	80 to 73	Input	Analog input channels 7 to 0: These are analog data input channels to the A/D converte.

Rev. 7.00 Mar 10, 2005 page 23 of 652 REJ09B0042-0700

			Pin No.		_				
Туре	Symbol	FP-80A TFP-80C	FP-80B	TLP-85V	Pad No. ^{*1}	Pad No. ^{*2}	Pad No. ^{*3}	I/O	Name and Functions
A/D converter	ADTRG	3	5	B2	3	4	3	Input	A/D converter trigger input: This is the external trigger input pin to the A/D converter.
LCD controller/ driver	COM ₄ to COM ₁	45 to 48	47 to 50	G10, G8 G9, F10	46 to 49	47 to 50	45 to 48	Output	LCD common output: These are the LCD common output pins.
	SEG ₃₂ to SEG ₁	44 to 13	46 to 15	H9, J9, H10, J10, K8, K9, H8, K7, J8, J7, K6, H7, H6, J5, J6, H5, K5, J4, H4, K4, J3, J2, K3, K2, H1, J1, H3, G1, H2, G2, F1, G3		46 to 15	44 to 13	Output	LCD segment output: These are the LCD segment output pins.
NC	NC	_	_	A1, A10, D4, K2, K10	_	_	_	_	NC pin
	V _{ref}	57	_		_	_	_	Input	LVD reference voltage input: This is the LVD reference voltage input pin.
(LVD) ^{*4}	extD	73	_	_	_	_	_	Input	LVD power supply drop detect voltage input: This is the LVD power supply drop detect voltage input pin.
	extD	74	_	_	—	_	_	Input	LVD power supply rise detect voltage input: This is the LVD power supply rise detect voltage input pin.
	HCD64	338020.		38024, HCD 38024 and F				338022,	HCD64338021, and

- Pad number for HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S.
- 4. H8/38124 Group only
- 5. Does not apply to H8/38124 Group.

Rev. 7.00 Mar 10, 2005 page 24 of 652 REJ09B0042-0700

Section 2 CPU

2.1 Overview

The H8/300L CPU has sixteen 8-bit general registers, which can also be paired as eight 16-bit registers. Its concise instruction set is designed for high-speed operation.

2.1.1 Features

Features of the H8/300L CPU are listed below.

• General-register architecture

Sixteen 8-bit general registers, also usable as eight 16-bit general registers

- Instruction set with 55 basic instructions, including:
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct
 - Register indirect
 - Register indirect with displacement
 - Register indirect with post-increment or pre-decrement
 - Absolute address
 - Immediate
 - Program-counter relative
 - Memory indirect
- 64-Kbyte address space
- High-speed operation
 - All frequently used instructions are executed in two to four states
 - High-speed arithmetic and logic operations
 - 8- or 16-bit register-register add or subtract: $0.25 \,\mu s^*$
 - $--8 \times 8-bit multiply: 1.75 \ \mu s^*$
 - $16 \div 8 \text{-bit divide:} 1.75 \ \mu s^*$

Note: * These values are at $\phi = 8$ MHz.

- Low-power operation modes
 - SLEEP instruction for transfer to low-power operation

Rev. 7.00 Mar 10, 2005 page 25 of 652 REJ09B0042-0700

2.1.2 Address Space

The H8/300L CPU supports an address space of up to 64 Kbytes for storing program code and data.

See section 2.8, Memory Map, for details of the memory map.

2.1.3 Register Configuration

Figure 2.1 shows the register structure of the H8/300L CPU. There are two groups of registers: the general registers and control registers.




Figure 2.1 CPU Registers

Rev. 7.00 Mar 10, 2005 page 26 of 652 REJ09B0042-0700

2.2 **Register Descriptions**

2.2.1 General Registers

All the general registers can be used as both data registers and address registers.

When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the high bytes (R0H to R7H) and low bytes (R0L to R7L) can be accessed separately as 8-bit registers.

When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7).

R7 also functions as the stack pointer (SP), used implicitly by hardware in exception processing and subroutine calls. When it functions as the stack pointer, as indicated in figure 2.2, SP (R7) points to the top of the stack.




Figure 2.2 Stack Pointer

2.2.2 Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

Program Counter (PC)

This 16-bit register indicates the address of the next instruction the CPU will execute. All instructions are fetched 16 bits (1 word) at a time, so the least significant bit of the PC is ignored (always regarded as 0).

Rev. 7.00 Mar 10, 2005 page 27 of 652 REJ09B0042-0700

Condition Code Register (CCR)

This 8-bit register contains internal status information, including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. These bits can be read and written by software (using the LDC, STC, ANDC, ORC, and XORC instructions). The N, Z, V, and C flags are used as branching conditions for conditional branching (Bcc) instructions.

Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, interrupts are masked. This bit is set to 1 automatically at the start of exception handling. The interrupt mask bit may be read and written by software. For further details, see section 3.3, Interrupts.

Bit 6—User Bit (U): Can be used freely by the user.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is cleared to 0 otherwise.

The H flag is used implicitly by the DAA and DAS instructions.

When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and is cleared to 0 otherwise.

Bit 4—User Bit (U): Can be used freely by the user.

Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero Flag (Z): Set to 1 to indicate a zero result, and cleared to 0 to indicate a non-zero result.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged.

Rev. 7.00 Mar 10, 2005 page 28 of 652 REJ09B0042-0700

Refer to the H8/300L Series Programming Manual for the action of each instruction on the flag bits.

2.2.3 Initial Register Values

When the CPU is reset, the program counter (PC) is initialized to the value stored at address H'0000 in the vector table, and the I bit in the CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (R7) is not initialized. The stack pointer should be initialized by software, by the first instruction executed after a reset.

2.3 Data Formats

The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit n in a byte operand (n = 0, 1, 2, ..., 7).
- All arithmetic and logic instructions except ADDS and SUBS can operate on byte data.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
- The DAA and DAS instructions perform decimal arithmetic adjustments on byte data in packed BCD form. Each nibble of the byte is treated as a decimal digit.

Rev. 7.00 Mar 10, 2005 page 29 of 652 REJ09B0042-0700

2.3.1 Data Formats in General Registers

Data of all the sizes above can be stored in general registers as shown in figure 2.3.

RnH	7	6	5	4	3		1	0	.							
					3	2	1	0				Don't	care)		
									7							0
RnL				Don't	care				7	6	5	4	3	2	1	0
	7							0	.							
RnH	MSB							LSB	l			Don't	care			
Durk									7	1	1	1		1	1	0
RNL				Don'i					MSB		1	1	I	I	ı	LSB
Rn	15 MSB			1 1		1	1	[1	[1	1	I	1		0 LSB
						1					1		1	1		1
RnH	7	Uppe	r digit	4	3	Lowe	er digit	0	I			Don't	care	· · · · · · · · · · · · · · · · · · ·		
									7			4	3			0
RnL				Don't	care	 ?				Uppe	er digit	4	5	Lowe	er digit	1
F	RnL Rn RnH	RnH <u>MSB</u> RnL Rn <u>MSB</u> Rn <u>7</u> RnH	RnH <u>MSB</u> RnL	RnH MSB, , , , , , , , , , , , , , , , , , ,	RnH MSB RnL Don'i Rn MSB Rn MSB RnH Upper digit	RnH MSB Don't care	RnH MSB 7 RnL Don't care MSB 15	RnH MSB	RnH MSB	RnH MSB Don't care 7 7 RnL Don't care 15 15 Rn MSB 15 1 Rn MSB 15 1 Rn MSB 15 1 Rn MSB 7 4 3 0 0 RnH Upper digit Lower digit 0 0 7 4 3 0 0 0 7 4 3 0 0 0 7 4 3	RnH MSB Don't care 7 7 Rn MSB 15 Rn MSB 15 Rn MSB 16 7 4 3 0 0 0 RnH Upper digit Lower digit Don't care 7 4 3					

Figure 2.3 Register Data Formats

Rev. 7.00 Mar 10, 2005 page 30 of 652 REJ09B0042-0700

2.3.2 Memory Data Formats

Figure 2.4 indicates the data formats in memory. The H8/300L CPU can access word data stored in memory (MOV.W instruction), but the word data must always begin at an even address. If word data starting at an odd address is accessed, the least significant bit of the address is regarded as 0, and the word data starting at the preceding address is accessed. The same applies to instruction codes.

Data Type	Address			Da	ata F	orm	nat		
		7							0
1-bit data	Address n	7	6	5	4	3	2	1	0
Byte data	Address n	MSB			1	1	1	1	LSB
Word data	Even address	MSB Upper 8 bits			S	ı	1		
	Odd address				Lowe	r 8 bit	S	I	LSB
Byte data (CCR) on stack	Even address	MSB		·		ĊR			LSB
	Odd address	MSB		I	CC	R*	I	I	LSB
Word data on stack	Even address	MSB		1				1	1
Word data on stack	Odd address			I I	1	ı 1	ı ı	ı I	LSB
Note: * Ignored on return									
[Legend] CCR: Condition code regis	ter								

Figure 2.4 Memory Data Formats

When the stack is accessed using R7 as an address register, word access should always be performed. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are restored, the lower byte is ignored.

Rev. 7.00 Mar 10, 2005 page 31 of 652 REJ09B0042-0700

2.4 Addressing Modes

2.4.1 Addressing Modes

The H8/300L CPU supports the eight addressing modes listed in table 2.1. Each instruction uses a subset of these addressing modes.

Table 2.1	Addressing Modes	

No.	Address Modes	Symbol
1	Register direct	Rn
2	Register indirect	@Rn
3	Register indirect with displacement	@(d:16, Rn)
4	Register indirect with post-increment Register indirect with pre-decrement	@Rn+ @-Rn
5	Absolute address	@aa:8 or @aa:16
6	Immediate	#xx:8 or #xx:16
7	Program-counter relative	@(d:8, PC)
8	Memory indirect	@@aa:8

Register Direct—Rn: The register field of the instruction specifies an 8- or 16-bit general register containing the operand.

Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits \times 8 bits), and DIVXU (16 bits \div 8 bits) instructions have 16-bit operands.

Register Indirect—@**Rn:** The register field of the instruction specifies a 16-bit general register containing the address of the operand in memory.

Register Indirect with Displacement—@(**d:16, Rn**): The instruction has a second word (bytes 3 and 4) containing a displacement which is added to the contents of the specified general register to obtain the operand address in memory.

This mode is used only in MOV instructions. For the MOV.W instruction, the resulting address must be even.

Rev. 7.00 Mar 10, 2005 page 32 of 652 REJ09B0042-0700

Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:

• Register indirect with post-increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

The register field of the instruction specifies a 16-bit general register containing the address of the operand. After the operand is accessed, the register is incremented by 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

Register indirect with pre-decrement—@-Rn

The @–Rn mode is used with MOV instructions that store register contents to memory. The register field of the instruction specifies a 16-bit general register which is decremented by 1 or 2 to obtain the address of the operand in memory. The register retains the decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the register must be even.

Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535).

Immediate—**#xx:8 or #xx:16:** The instruction contains an 8-bit operand (#xx:8) in its second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number.

Program-Counter Relative—@(**d:8**, **PC**): This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to 16 bits and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address. The displacement should be an even number.

Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at this address contains the branch destination address.

Rev. 7.00 Mar 10, 2005 page 33 of 652 REJ09B0042-0700

The upper 8 bits of the absolute address are assumed to be 0 (H'00), so the address range is from H'0000 to H'00FF (0 to 255). Note that with the H8/300L Series, the lower end of the address area is also used as a vector area. See section 3.3, Interrupts, for details on the vector area.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the address preceding the specified address. See section 2.3.2, Memory Data Formats, for further information.

2.4.2 Effective Address Calculation

Table 2.2 shows how effective addresses are calculated in each of the addressing modes.

Arithmetic and logic instructions use register direct addressing (1). The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).

Data transfer instructions can use all addressing modes except program-counter relative (7) and memory indirect (8).

Bit manipulation instructions can use register direct (1), register indirect (2), or 8-bit absolute addressing (5) to specify the operand. Register indirect (1) (BSET, BCLR, BNOT, and BTST instructions) or 3-bit immediate addressing (6) can be used independently to specify a bit position in the operand.

Rev. 7.00 Mar 10, 2005 page 34 of 652 REJ09B0042-0700






 Table 2.2
 Effective Address Calculation

Rev. 7.00 Mar 10, 2005 page 35 of 652 REJ09B0042-0700



Rev. 7.00 Mar 10, 2005 page 36 of 652 REJ09B0042-0700



Rev. 7.00 Mar 10, 2005 page 37 of 652 REJ09B0042-0700

2.5 Instruction Set

The H8/300L Series can use a total of 55 instructions, which are grouped by function in table 2.3.

Function	Instructions	Number
Data transfer	MOV, PUSH ^{*1} , POP ^{*1}	1
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc ^{*2} , JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1

Table 2.3Instruction Set

Total: 55

Notes: 1. PUSH Rn is equivalent to MOV.W Rn, @-SP.

POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the machine language.

2. Bcc is a conditional branch instruction in which cc represents a condition code.

The following sections give a concise summary of the instructions in each category, and indicate the bit patterns of their object code. The notation used is defined next.

Rev. 7.00 Mar 10, 2005 page 38 of 652 REJ09B0042-0700

Notation	
Rd	General register (destination)
Rs	General register (source)
Rn	General register
(EAd), <ead></ead>	Destination operand
(EAs), <eas></eas>	Source operand
CCR	Condition code register
Ν	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
С	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	AND logical
V	OR logical
\oplus	Exclusive OR logical
\rightarrow	Move
~	Logical negation (logical complement)
:3	3-bit length
:8	8-bit length
:16	16-bit length
(), < >	Contents of operand indicated by effective address

Rev. 7.00 Mar 10, 2005 page 39 of 652 REJ09B0042-0700

2.5.1 Data Transfer Instructions

Table 2.4 describes the data transfer instructions. Figure 2.5 shows their object code formats.

Instructio	n	Size*	Function
MOV		B/W	$(EAs) \to Rd, Rs \to (EAd)$
			Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
			The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:16, @-Rn, and @Rn+ addressing modes are available for word data. The @aa:8 addressing mode is available for byte data only.
			The @–R7 and @R7+ modes require word operands. Do not specify byte size for these two modes.
POP		W	@SP+ → Rn
			Pops a 16-bit general register from the stack. Equivalent to MOV.W @SP+, Rn.
PUSH		W	$Rn \rightarrow @-SP$
			Pushes a 16-bit general register onto the stack. Equivalent to MOV.W Rn, @-SP.
Notes: *	Size:	Operand size	
	B:	Byte	
	W:	Word	

Certain precautions are required in data access. See section 2.9.1, Notes on Data Access, for details.

Figure 2.7 lists the format of the bit manipulation instructions.

Rev. 7.00 Mar 10, 2005 page 40 of 652 REJ09B0042-0700




Figure 2.5 Data Transfer Instruction Codes

Rev. 7.00 Mar 10, 2005 page 41 of 652 REJ09B0042-0700

2.5.2 Arithmetic Operations

Table 2.5 describes the arithmetic instructions.

Instructio	n	Size*	Function
ADD		B/W	$Rd \pm Rs \to Rd, Rd + \#IMM \to Rd$
SUB			Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register. Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when both words are in general registers.
ADDX		В	$Rd \pm Rs \pm C \to Rd, Rd \pm \#IMM \pm C \to Rd$
SUBX			Performs addition or subtraction with carry or borrow on byte data in two general registers, or addition or subtraction on immediate data and data in a general register.
INC		В	$Rd \pm 1 \rightarrow Rd$
DEC			Increments or decrements a general register by 1.
ADDS		W	$Rd \pm 1 \to Rd, Rd \pm 2 \to Rd$
SUBS			Adds or subtracts 1 or 2 to or from a general register
DAA		В	Rd decimal adjust \rightarrow Rd
DAS			Decimal-adjusts (adjusts to 4-bit BCD) an addition or subtraction result in a general register by referring to the CCR
MULXU		В	$Rd \times Rs \rightarrow Rd$
			Performs 8-bit \times 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result
DIVXU		В	$Rd \div Rs \to Rd$
			Performs 16-bit ÷ 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder
CMP		B/W	Rd – Rs, Rd – #IMM
			Compares data in a general register with data in another general register or with immediate data, and indicates the result in the CCR. Word data can be compared only between two general registers.
NEG		В	$0 - Rd \rightarrow Rd$
			Obtains the two's complement (arithmetic complement) of data in a general register
Notes: *	Size:	Operand size	
	B:	Byte	
	W:	Word	

Rev. 7.00 Mar 10, 2005 page 42 of 652 REJ09B0042-0700

2.5.3 Logic Operations

Table 2.6 describes the four instructions that perform logic operations.

 Table 2.6
 Logic Operation Instructions

Instruction	Size*	Function
AND	В	$Rd \land Rs \to Rd, Rd \land \#IMM \to Rd$
		Performs a logical AND operation on a general register and another general register or immediate data
OR	В	$Rd \lor Rs \to Rd, Rd \lor \#IMM \to Rd$
		Performs a logical OR operation on a general register and another general register or immediate data
XOR	В	$Rd \oplus Rs \to Rd, \ Rd \oplus \#IMM \to Rd$
		Performs a logical exclusive OR operation on a general register and another general register or immediate data
NOT	В	$\sim \text{Rd} \rightarrow \text{Rd}$
		Obtains the one's complement (logical complement) of general register contents
Notes: * Si	ze: Operand siz	ze

B: Byte

Rev. 7.00 Mar 10, 2005 page 43 of 652 REJ09B0042-0700

2.5.4 Shift Operations

Table 2.7 describes the eight shift instructions.

Table 2.7Shift Instructions

Instruction	Size*	Function
SHAL SHAR	В	$Rd shift \to Rd$
		Performs an arithmetic shift operation on general register contents
SHLL SHLR	В	$Rd shift \rightarrow Rd$
		Performs a logical shift operation on general register contents
ROTL ROTR	В	$Rd \text{ rotate} \to Rd$
		Rotates general register contents
ROTXL ROTXR	В	Rd rotate through carry \rightarrow Rd
		Rotates general register contents through the C (carry) bit
	<u> </u>	

Notes: * Size: Operand size

B: Byte

Rev. 7.00 Mar 10, 2005 page 44 of 652 REJ09B0042-0700




Figure 2.6 shows the instruction code format of arithmetic, logic, and shift instructions.

Figure 2.6 Arithmetic, Logic, and Shift Instruction Codes

Rev. 7.00 Mar 10, 2005 page 45 of 652 REJ09B0042-0700

2.5.5 Bit Manipulations

Table 2.8 describes the bit-manipulation instructions. Figure 2.7 shows their object code formats.

 Table 2.8
 Bit-Manipulation Instructions

Instruction	Size*	Function
BSET	В	$1 \rightarrow (\text{sbit-No.> of })$
		Sets a specified bit in a general register or memory to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR	В	$0 \rightarrow (\text{sbit-No.> of })$
		Clears a specified bit in a general register or memory to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT	В	~ (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST	В	~ (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
		Tests a specified bit in a general register or memory and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	В	$C \land (<\!bit-No.\!> of <\!EAd\!>) \to C$
		ANDs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIAND	В	$C \land [\sim (<\!bit\!-\!No.\!> of <\!EAd\!>)] \to C$
		ANDs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag.
		The bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (<\!bit-No.\!> of <\!EAd\!>) \to C$
		ORs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIOR	В	$C \lor [\text{~(of)}] \to C$
		ORs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag.
		The bit number is specified by 3-bit immediate data.
Notes: * Size: B:	Operand size Byte	9

Rev. 7.00 Mar 10, 2005 page 46 of 652 REJ09B0042-0700


Instructio	n	Size*	Function
BXOR		В	$C \oplus (<\!bit-No.\!> of <\!EAd\!>) \to C$
			XORs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIXOR		В	$C \oplus \ [\text{-(of)}] \to C$
			XORs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag.
			The bit number is specified by 3-bit immediate data.
BLD		В	(<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
			Copies a specified bit in a general register or memory to the C flag.
BILD		В	~ (<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
			Copies the inverse of a specified bit in a general register or memory to the C flag.
			The bit number is specified by 3-bit immediate data.
BST		В	$C \rightarrow (\text{sbit-No.> of })$
			Copies the C flag to a specified bit in a general register or memory.
BIST		В	~ C \rightarrow (<bit-no.> of <ead>)</ead></bit-no.>
			Copies the inverse of the C flag to a specified bit in a general register or memory.
			The bit number is specified by 3-bit immediate data.
Notes: *	Size: B:	Operand size Byte	

Certain precautions are required in bit manipulation. See section 2.9.2, Notes on Bit Manipulation, for details.

Figure 2.7 lists the format of the bit manipulation instructions.

Rev. 7.00 Mar 10, 2005 page 47 of 652 REJ09B0042-0700

45			-					•	BSET, BCLR, BNOT, BTST
15	ор	8	7	IMM		rr		0	Operand: register direct (Rn)
	00								Bit No.: immediate (#xx:3)
15		8	7					0] Operand: register direct (Rn)
	ор			rm		rr	1		Bit No.: register direct (Rm)
15		8	7					0	
	op		1	rn	0	0	0	0	Operand: register indirect (@Rn)
	ор			IMM	0	0	0	0	Bit No.: immediate (#xx:3)
		_			-1			_	-
15	op	8	7	rn	0	0	0	0	Operand: register indirect (@Rn)
	ор ор			rm	0	0	0	0	Bit No.: register direct (Rm)
	<u> </u>				0	0			
15		8	7					0	1
	ор				abs				Operand: absolute (@aa:8)
	ор			IMM	0	0	0	0	Bit No.: immediate (#xx:3)
15		8	7					0	
	op		1		abs	T	1		Operand: absolute (@aa:8)
	ор			rm	0	0	0	0	Bit No.: register direct (Rm)
15		8	7					0	BAND, BOR, BXOR, BLD, BST
	ор			IMM		rr	ו	-	Operand: register direct (Rn) Bit No.: immediate (#xx:3)
15	op	8	7	rn	0	0	0	0	Operand: register indirect (@Rn)
	ор			IMM	0	0	0	0	
	υp				0	0	0	0	Bit No.: immediate (#xx:3)
15		8	7					0	1
	ор				abs				Operand: absolute (@aa:8)
	ор			IMM	0	0	0	0	Bit No.: immediate (#xx:3)
rm, rn: Registe abs: Absolu	ion field er field te address iate data								



Rev. 7.00 Mar 10, 2005 page 48 of 652 REJ09B0042-0700

15 8 7				
ор	імм	rn Operand: register direct (Rn) Bit No.: immediate (#xx:3)		
_15 8 7		0		
ор	rn	0 0 0 0 Operand: register indirect (@Rn)		
ор	IMM	0 0 0 0 Bit No.: immediate (#xx:3)		
15 8 7		0		
op	e la companya de la c	bs Operand: absolute (@aa:8)		
ор	IMM	0 0 0 0 Bit No.: immediate (#xx:3)		
[Legend] op: Operation field rm, rn: Register field abs: Absolute address IMM: Immediate data				

Figure 2.7 Bit Manipulation Instruction Codes (cont)

Rev. 7.00 Mar 10, 2005 page 49 of 652 REJ09B0042-0700

2.5.6 Branching Instructions

Table 2.9 describes the branching instructions. Figure 2.8 shows their object code formats.

Table 2.9	Branching	Instructions
-----------	-----------	--------------

Instruction	Size	Function				
Bcc	_	Branches to the designated address if condition cc is true. The branching conditions are given below.				
		Mnemonic	Description	Condition		
		BRA (BT)	Always (true)	Always		
		BRN (BF)	Never (false)	Never		
		BHI	High	C ∨ Z = 0		
		BLS	Low or same	C ∨ Z = 1		
		BCC (BHS)	Carry clear (high or same)	C = 0		
		BCS (BLO)	Carry set (low)	C = 1		
		BNE	Not equal	Z = 0		
		BEQ	Equal	Z = 1		
		BVC	Overflow clear	V = 0		
		BVS	Overflow set	V = 1		
		BPL	Plus	N = 0		
		BMI	Minus	N = 1		
		BGE	Greater or equal	$N \oplus V = 0$		
		BLT	Less than	N ⊕ V = 1		
		BGT	Greater than	$Z \lor (N \oplus V) = 0$		
		BLE	Less or equal	$Z \lor (N \oplus V) = 1$		
JMP	_	Branches unco	onditionally to a specified addres	S		
BSR	—	Branches to a subroutine at a specified address				
JSR	_	Branches to a	subroutine at a specified addres	S		
RTS	—	Returns from a	a subroutine			

Rev. 7.00 Mar 10, 2005 page 50 of 652 REJ09B0042-0700




Figure 2.8 Branching Instruction Codes

Rev. 7.00 Mar 10, 2005 page 51 of 652 REJ09B0042-0700

2.5.7 System Control Instructions

Table 2.10 describes the system control instructions. Figure 2.9 shows their object code formats.

Table 2.10Sy	ystem Control	Instructions
--------------	---------------	--------------

Instruction	Size*	Function			
RTE	_	Returns from an exception-handling routine			
SLEEP	_	Causes a transition from active mode to a power-down mode. See section 5, Power-Down Modes, for details.			
LDC	В	$Rs \to CCR, \ \ \texttt{\#IMM} \to CCR$			
		Moves immediate data or general register contents to the condition code register			
STC	В	$CCR \rightarrow Rd$			
		Copies the condition code register to a specified general register			
ANDC	В	$CCR \land \#IMM \to CCR$			
		Logically ANDs the condition code register with immediate data			
ORC	В	$CCR \lor \#IMM \to CCR$			
		Logically ORs the condition code register with immediate data			
XORC	В	$CCR \oplus \#IMM \to CCR$			
		Logically exclusive-ORs the condition code register with immediate data			
NOP	—	$PC + 2 \rightarrow PC$			
		Only increments the program counter			
Notes: * S	ize: Operand s	ize			

B: Byte

Rev. 7.00 Mar 10, 2005 page 52 of 652 REJ09B0042-0700




Figure 2.9 System Control Instruction Codes

2.5.8 Block Data Transfer Instruction

Table 2.11 describes the block data transfer instruction. Figure 2.10 shows its object code format.

Instruction	Size	Function
EEPMOV	_	If R4L ≠ 0 then
		$\begin{array}{ll} \mbox{repeat} & @R5+ \rightarrow @R6+ \\ & R4L-1 \rightarrow R4L \\ \mbox{until} & R4L=0 \end{array}$
		else next;
_		Block transfer instruction. Transfers the number of data bytes specified by R4L from locations starting at the address indicated by R5 to locations starting at the address indicated by R6. After the transfer, the next instruction is executed.

Certain precautions are required in using the EEPMOV instruction. See section 2.9.3, Notes on Use of the EEPMOV Instruction, for details.

Rev. 7.00 Mar 10, 2005 page 53 of 652 REJ09B0042-0700




Figure 2.10 Block Data Transfer Instruction Code

Rev. 7.00 Mar 10, 2005 page 54 of 652 REJ09B0042-0700

2.6 Basic Operational Timing

CPU operation is synchronized by a system clock (ϕ) or a subclock (ϕ_{SUB}). For details on these clock signals see section 4, Clock Pulse Generators. The period from a rising edge of ϕ or ϕ_{SUB} to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules.

2.6.1 Access to On-Chip Memory (RAM, ROM)

Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2.11 shows the on-chip memory access cycle.




Figure 2.11 On-Chip Memory Access Cycle

Rev. 7.00 Mar 10, 2005 page 55 of 652 REJ09B0042-0700

Renesas

2.6.2 Access to On-Chip Peripheral Modules

On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits, so access is by byte size only. This means that for accessing word data, two instructions must be used. Figures 2.12 and 2.13 show the on-chip peripheral module access cycle.

Two-state access to on-chip peripheral modules




Figure 2.12 On-Chip Peripheral Module Access Cycle (2-State Access)

Rev. 7.00 Mar 10, 2005 page 56 of 652 REJ09B0042-0700

Three-state access to on-chip peripheral modules




Figure 2.13 On-Chip Peripheral Module Access Cycle (3-State Access)

2.7 CPU States

2.7.1 Overview

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active (high-speed or medium-speed) mode and subactive mode. In the program halt state there are a sleep (high-speed or medium-speed) mode, standby mode, watch mode, and sub-sleep mode. These states are shown in figure 2.14. Figure 2.15 shows the state transitions.

Rev. 7.00 Mar 10, 2005 page 57 of 652 REJ09B0042-0700




Figure 2.14 CPU Operation States

Rev. 7.00 Mar 10, 2005 page 58 of 652 REJ09B0042-0700




Figure 2.15 State Transitions

2.7.2 Program Execution State

In the program execution state the CPU executes program instructions in sequence.

There are three modes in this state, two active modes (high speed and medium speed) and one subactive mode. Operation is synchronized with the system clock in active mode (high speed and medium speed), and with the subclock in subactive mode. See section 5, Power-Down Modes for details on these modes.

2.7.3 Program Halt State

In the program halt state there are five modes: two sleep modes (high speed and medium speed), standby mode, watch mode, and subsleep mode. See section 5, Power-Down Modes for details on these modes.

2.7.4 Exception-Handling State

The exception-handling state is a transient state occurring when exception handling is started by a reset or interrupt and the CPU changes its normal processing flow. In exception handling caused by an interrupt, SP (R7) is referenced and the PC and CCR values are saved on the stack.

For details on interrupt handling, see section 3.3, Interrupts.

Rev. 7.00 Mar 10, 2005 page 59 of 652 REJ09B0042-0700

2.8 Memory Map

2.8.1 Memory Map

The memory map of the H8/38024, H8/38024S, and H8/38124 are shown in figure 2.16(1), that of the H8/38023, H8/38023S, and H8/38123 in figure 2.16(2), that of the H8/38022, H8/38022S, and H8/38122 in figure 2.16(3), that of the H8/38021, H8/38021S, and H8/38121 in figure 2.16(4), and that of the H8/38020, H8/38020S, and H8/38120 in figure 2.16(5).

Rev. 7.00 Mar 10, 2005 page 60 of 652 REJ09B0042-0700




Figure 2.16(1) H8/38024, H8/38024S, and H8/38124 Memory Map

Rev. 7.00 Mar 10, 2005 page 61 of 652 REJ09B0042-0700

Section 2 CPU




Figure 2.16(2) H8/38023, H8/38023S, and H8/38123 Memory Map

Rev. 7.00 Mar 10, 2005 page 62 of 652 REJ09B0042-0700




Figure 2.16(3) H8/38022, H8/38022S, and H8/38122 Memory Map

Rev. 7.00 Mar 10, 2005 page 63 of 652 REJ09B0042-0700

Renesas

Section 2 CPU






Figure 2.16(4) H8/38021, H8/38021S, and H8/38121 Memory Map

Rev. 7.00 Mar 10, 2005 page 64 of 652 REJ09B0042-0700





Rev. 7.00 Mar 10, 2005 page 65 of 652 REJ09B0042-0700

2.9 Application Notes

2.9.1 Notes on Data Access

1. Access to Empty Areas:

The address space of the H8/300L CPU includes empty areas in addition to the RAM, registers, and ROM areas available to the user. If these empty areas are mistakenly accessed by an application program, the following results will occur.

Data transfer from CPU to empty area:

The transferred data will be lost. This action may also cause the CPU to misoperate.

Data transfer from empty area to CPU:

Unpredictable data is transferred.

2. Access to Internal I/O Registers:

Internal data transfer to or from on-chip modules other than the ROM and RAM areas makes use of an 8-bit data width. If word access is attempted to these areas, the following results will occur.

Word access from CPU to I/O register area:

Upper byte: Will be written to I/O register.

Lower byte: Transferred data will be lost.

Word access from I/O register to CPU:

Upper byte: Will be written to upper part of CPU register.

Lower byte: Unpredictable data will be written to lower part of CPU register.

Byte size instructions should therefore be used when transferring data to or from I/O registers other than the on-chip ROM and RAM areas. Figure 2.17 shows the data size and number of states in which on-chip peripheral modules can be accessed.

Rev. 7.00 Mar 10, 2005 page 66 of 652 REJ09B0042-0700

				Acc	ess	States
		>		Word	Byte	Clales
H'0000 H'0029	Interrupt vector area (42 bytes)					
H'002A						
H'7FFF	On-chip ROM		32 Kbytes	0	0	2
	Not used		J			
H'F020						
H'F02B	Internal I/O registers*3			×	0	2
	Not used				_	_
H'F740 H'F74F	LCD RAM (16 bytes)			0	0	2
	Not used				_	_
H'F780	(1-Kbyte work area for flash memory programming) ^{*3}	1		0	0	2
H'FB7F H'FB80	······ Internal RAM	>)			
H'FF7F	User Area		1024 bytes	0	0	2
)	×	0	
H'FF80			'FF98 to H'FF9F	×		2
	Internal I/O registers	1		×	0	2
	(128 bytes)	H	'FFA8 to H'FFAF	×	0	3
H'FFFF				×	0	2
1.	ese examples apply to the H8/38024. On the H8/38024, H8/38124, and H6 H8/38023, H8/38123, and H8/38023 H8/38022, H8/38122, and H8/38022 H8/38021, H8/38121, and H8/38021 H8/38020, H8/38120, and H8/38020 On the H8/38021, H8/38121, H8/3802 and the address is H*FD80. Only the HD64F38024, HD64F3802	8/38 S, 2 S, 7 S, 7 S, 8)21	24 Kbytes and the a 16 Kbytes and the a 12 Kbytes and the a 3 Kbytes and the a 5, H8/38020, H8/38	address is address is address is ddress is H 3120, and I	H'5FFF; or H'3FFF; or H'2FFF; or I'1FFF. H8/38020S	n the n the n the S, 512 byte

Figure 2.17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules

> Rev. 7.00 Mar 10, 2005 page 67 of 652 REJ09B0042-0700

2.9.2 Notes on Bit Manipulation

The BSET, BCLR, BNOT, BST, and BIST instructions read one byte of data, modify the data, then write the data byte again. Special care is required when using these instructions in cases where two registers are assigned to the same address, in the case of registers that include write-only bits, and when the instruction accesses an I/O port.

Ord	er of Operation	Operation
1	Read	Read byte data at the designated address
2	Modify	Modify a designated bit in the read data
3	Write	Write the altered byte data to the designated address

1. Bit manipulation in two registers assigned to the same address

Example 1: timer load register and timer counter

Figure 2.18 shows an example in which two timer registers share the same address. When a bit manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations take place.

Order of Operation		Operation			
1 Read Timer counter data is read (one byte)					
2	Modify	The CPU modifies (sets or resets) the bit designated in the instruction			
3	Write	The altered byte data is written to the timer load register			

The timer counter is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer load register may be modified to the timer counter value.




Figure 2.18 Timer Configuration Example

Rev. 7.00 Mar 10, 2005 page 68 of 652 REJ09B0042-0700

Example 2: BSET instruction executed designating port 3

 $P3_7$ and $P3_6$ are designated as input pins, with a low-level signal input at $P3_7$ and a high-level signal at $P3_6$. The remaining pins, $P3_5$ to $P3_1$, are output pins and output low-level signals. In this example, the BSET instruction is used to change pin $P3_0$ to high-level output.

[A: Prior to executing BSET]

	P3 ₇	P3 ₆	P3₅	P34	P33	P32	P3 1	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0

[B: BSET instruction executed]

BSET #0 , @PDR3 The

The BSET instruction is executed designating port 3.

[C: After executing BSET]

	P3 ₇	P3 ₆	P3₅	P34	P33	P3 ₂	P3 1	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	0	0	1	1	1	1	1	1
PDR3	0	1	0	0	0	0	0	1

[D: Explanation of how BSET operates]

When the BSET instruction is executed, first the CPU reads port 3.

Since $P3_7$ and $P3_6$ are input pins, the CPU reads the pin states (low-level and high-level input). $P3_5$ to $P3_0$ are output pins, so the CPU reads the value in PDR3. In this example PDR3 has a value of H'80, but the value read by the CPU is H'40.

Next, the CPU sets bit 0 of the read data to 1, changing the PDR3 data to H'41. Finally, the CPU writes this value (H'41) to PDR3, completing execution of BSET.

As a result of this operation, bit 0 in PDR3 becomes 1, and $P3_0$ outputs a high-level signal. However, bits 7 and 6 of PDR3 end up with different values.

> Rev. 7.00 Mar 10, 2005 page 69 of 652 REJ09B0042-0700

To avoid this problem, store a copy of the PDR3 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR3.

[A: Prior to executing BSET]

	MOV.	В	#80,	ROL
ļ	MOV.	В	ROL,	@RAM0
	MOV.	В	ROL,	@PDR3

The PDR3 value (H'80) is written to a work area in memory (RAM0) as well as to PDR3

	P37	P3 ₆	P3₅	P34	P3 ₃	P3 ₂	P3 1	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0	0

[B: BSET instruction executed]

BSET	#0	,	@RAM0

The BSET instruction is executed designating the PDR3 work area (RAM0).

[C: After executing BSET]

MOV.	В	@RAM0,	ROL
MOV.	В	ROL,	@PDR3

The work area (RAM0) value is written to PDR3.

	P37	P3 ₆	P3₅	P34	P33	P3 ₂	P3 1	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	1
RAM0	1	0	0	0	0	0	0	1

Rev. 7.00 Mar 10, 2005 page 70 of 652 REJ09B0042-0700

2. Bit manipulation in a register containing a write-only bit

Example 3: BCLR instruction executed designating port 3 control register PCR3

As in the examples above, P_{3_7} and P_{3_6} are input pins, with a low-level signal input at P_{3_7} and a high-level signal at P_{3_6} . The remaining pins, P_{3_5} to P_{3_0} , are output pins that output low-level signals. In this example, the BCLR instruction is used to change pin P_{3_0} to an input port. It is assumed that a high-level signal will be input to this input pin.

[A: Prior to executing BCLR]

	P37	P3 ₆	P3₅	P3₄	P3 ₃	P32	P3 1	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0

[B: BCLR instruction executed]

BCLR #0 , @PCR3

The BCLR instruction is executed designating PCR3.

[C: After executing BCLR]

	P3 ₇	P3 ₆	P3₅	P34	P3 ₃	P3 ₂	P3 1	P30
Input/output	Output	Output	Output	Output	Output	Output	Output	Input
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	1	1	1	1	1	1	1	0
PDR3	1	0	0	0	0	0	0	0

[D: Explanation of how BCLR operates]

When the BCLR instruction is executed, first the CPU reads PCR3. Since PCR3 is a write-only register, the CPU reads a value of H'FF, even though the PCR3 value is actually H'3F.

Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE. Finally, this value (H'FE) is written to PCR3 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR3 becomes 0, making $P3_0$ an input port. However, bits 7 and 6 in PCR3 change to 1, so that $P3_7$ and $P3_6$ change from input pins to output pins.

Rev. 7.00 Mar 10, 2005 page 71 of 652 REJ09B0042-0700

To avoid this problem, store a copy of the PCR3 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PCR3.

[A: Prior to executing BCLR]

MOV.	В	#3F,	ROL
			@RAM0
MOV.	В	ROL,	@PCR3

The PCR3 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR3.

	P3 ₇	P3 ₆	P3₅	P34	P3₃	P3 ₂	P31	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	1

[B: BCLR instruction executed]

BCLR	#0	,	@RAM0
------	----	---	-------

The BCLR instruction is executed designating the PCR3 work area (RAM0).

[C: After executing BCLR]

		@RAM0,	
MOV.	В	ROL,	@PCR3

The work area (RAM0) value is written to PCR3.

	P3 ₇	P3 ₆	P3₅	P34	P3 ₃	P3 ₂	P31	P30
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	0	0	1	1	1	1	1	0
PDR3	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	0

Table 2.12 lists the pairs of registers that share identical addresses. Table 2.13 lists the registers that contain write-only bits.

Rev. 7.00 Mar 10, 2005 page 72 of 652 REJ09B0042-0700

Abbreviation	Address
TCC/TLC	H'FFB5
PDR1	H'FFD4
PDR3	H'FFD6
PDR4	H'FFD7
PDR5	H'FFD8
PDR6	H'FFD9
PDR7	H'FFDA
PDR8	H'FFDB
PDRA	H'FFDD
	TCC/TLC PDR1 PDR3 PDR4 PDR5 PDR6 PDR7 PDR8

Table 2.12 Registers with Shared Addresses

Note: * Port data registers have the same addresses as input pins.


Table 2.13Registers with Write-Only Bits

Register Name	Abbreviation	Address
Port control register 1	PCR1	H'FFE4
Port control register 3	PCR3	H'FFE6
Port control register 4	PCR4	H'FFE7
Port control register 5	PCR5	H'FFE8
Port control register 6	PCR6	H'FFE9
Port control register 7	PCR7	H'FFEA
Port control register 8	PCR8	H'FFEB
Port control register A	PCRA	H'FFED
Timer control register F	TCRF	H'FFB6
PWM1 control register	PWCR1	H'FFD0
PWM1 data register U	PWDRU1	H'FFD1
PWM1 data register L	PWDRL1	H'FFD2
PWM2 control register	PWCR2	H'FFCD
PWM2 data register U	PWDRU2	H'FFCE
PWM2 data register L	PWDRL2	H'FFCF
Event counter PWM data register H	ECPWDRH	H'FF8E
Event counter PWM data register L	ECPWDRL	H'FF8F


Rev. 7.00 Mar 10, 2005 page 73 of 652 REJ09B0042-0700

2.9.3 Notes on Use of the EEPMOV Instruction

• The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.



• When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.



Rev. 7.00 Mar 10, 2005 page 74 of 652 REJ09B0042-0700

Section 3 Exception Handling

3.1 Overview

Exception handling is performed in the H8/38024 Group, H8/38024S Group, H8/38024F-ZTAT Group, and H8/38124 Group when a reset or interrupt occurs. Table 3.1 shows the priorities of these two types of exception handling.

Table 3.1	Exception	Handling	Types	and Priorities
I unic oil	LACCPHON	manning	JPCD	and i morning

Priority	Exception Source	Time of Start of Exception Handling
High	Reset	Exception handling starts as soon as the reset state is cleared
Low	Interrupt	When an interrupt is requested, exception handling starts after execution of the present instruction or the exception handling in progress is completed

3.2 Reset

3.2.1 Overview

A reset is the highest-priority exception. The internal state of the CPU and the registers of the onchip peripheral modules are initialized.

3.2.2 Reset Sequence

As soon as the $\overline{\text{RES}}$ pin goes low, all processing is stopped and the chip enters the reset state.

To make sure the chip is reset properly, observe the following precautions.

- At power on: Hold the RES pin low until the clock pulse generator output stabilizes.
- Resetting during operation: Hold the $\overline{\text{RES}}$ pin low for at least 10 system clock cycles.

Reset exception handling takes place as follows.

- The CPU internal state and the registers of on-chip peripheral modules are initialized, with the I bit of the condition code register (CCR) set to 1.
- The PC is loaded from the reset exception handling vector address (H'0000 to H'0001), after which the program starts executing from the address indicated in PC.

Rev. 7.00 Mar 10, 2005 page 75 of 652 REJ09B0042-0700

When system power is turned on or off, the \overline{RES} pin should be held low.

Figure 3.1 shows the reset sequence starting from $\overline{\text{RES}}$ input.

See section 14.3.1, Power-On Reset Circuit, for information on the reset sequence for the H8/38124 Group, which is equipped with an on-chip power-on reset circuit.




Figure 3.1 Reset Sequence

3.2.3 Interrupt Immediately after Reset

After a reset, if an interrupt were to be accepted before the stack pointer (SP: R7) was initialized, PC and CCR would not be pushed onto the stack correctly, resulting in program runaway. To prevent this, immediately after reset exception handling all interrupts are masked. For this reason, the initial program instruction is always executed immediately after a reset. This instruction should initialize the stack pointer (e.g. MOV.W #xx: 16, SP).

Rev. 7.00 Mar 10, 2005 page 76 of 652 REJ09B0042-0700

3.3 Interrupts

3.3.1 Overview

The interrupt sources include 13 external interrupts (WKP₇ to WKP₀, IRQ₄, IRQ₃, IRQ₁, IRQ₀, IRQAEC) and 9 internal interrupts from on-chip peripheral modules. Table 3.2 shows the interrupt sources, their priorities, and their vector addresses. When more than one interrupt is requested, the interrupt with the highest priority is processed.

The interrupts have the following features:

- Internal and external interrupts can be masked by the I bit in CCR. When the I bit is set to 1, interrupt request flags can be set but the interrupts are not accepted.
- IRQ₄, IRQ₃, IRQ₁, IRQ₀, and WKP₇ to WKP₀ can be set to either rising edge sensing or falling edge sensing, and IRQAEC can be set to either rising edge sensing, falling edge sensing, or both edge sensing.

Rev. 7.00 Mar 10, 2005 page 77 of 652 REJ09B0042-0700

Interrupt Source	Interrupt	Vector Number	Vector Address	Priority	
RES	Reset	0	H'0000 to H'0001	High	
Watchdog timer				Î	
IRQ ₀	IRQ ₀	4	H'0008 to H'0009	-	
LVDI*	Low-voltage detect interrupt*			_	
IRQ ₁	IRQ ₁	5	H'000A to H'000B	_	
IRQAEC	IRQAEC	6	H'000C to H'000D		
IRQ ₃	IRQ ₃	7	H'000E to H'000F		
ĪRQ ₄	IRQ ₄	8	H'0010 to H'0011	_	
	WKP ₀ WKP ₁ WKP ₂ WKP ₃ WKP ₄ WKP ₅ WKP ₆ WKP ₇	9	H'0012 to H'0013	_	
Timer A	Timer A overflow	11	H'0016 to H'0017	-	
Asynchronous event counter	Asynchronous event counter overflow	12	H'0018 to H'0019	-	
Timer C	Timer C overflow or underflow	13	H'001A to H'001B	-	
Timer FL	Timer FL compare match Timer FL overflow	14	H'001C to H'001D	-	
Timer FH	Timer FH compare match Timer FH overflow	15	H'001E to H'001F	-	
Timer G	Timer G input capture Timer G overflow	16	H'0020 to H'0021	_	
SCI3	SCI3 transmit end SCI3 transmit data empty SCI3 receive data full SCI3 overrun error SCI3 framing error SCI3 parity error	18	H'0024 to H'0025	_	
A/D	A/D conversion end	19	H'0026 to H'0027	_ ↓	
(SLEEP instruction executed)	Direct transfer	20	H'0028 to H'0029	Low	

Table 3.2 Interrupt Sources and Their Priorities

Notes: Vector addresses H'0002 to H'0007, H'0014 to H'0015, and H'0022 to H'0023 are reserved and cannot be used.

* The low-voltage detect interrupt triggered by the LVDI is only implemented on the H8/38124 Group.

Rev. 7.00 Mar 10, 2005 page 78 of 652 REJ09B0042-0700

3.3.2 Interrupt Control Registers

Table 3.3 lists the registers that control interrupts.

Table 3.3 Interrupt Control Registers

Name	Abbreviation	R/W	Initial Value	Address
IRQ edge select register	IEGR	R/W	—	H'FFF2
Interrupt enable register 1	IENR1	R/W	—	H'FFF3
Interrupt enable register 2	IENR2	R/W	—	H'FFF4
Interrupt request register 1	IRR1	R/W*	_	H'FFF6
Interrupt request register 2	IRR2	R/W*	—	H'FFF7
Wakeup interrupt request register	IWPR	R/W*	H'00	H'FFF9
Wakeup edge select register	WEGR	R/W	H'00	H'FF90

Note: * Write is enabled only for writing of 0 to clear a flag.

IRQ Edge Select Register (IEGR)

Bit	7	6	5	4	3	2	1	0
				IEG4	IEG3		IEG1	IEG0
Initial value	1	1	1	0	0	_	0	0
Read/Write		_		R/W	R/W	W	R/W	R/W

IEGR is an 8-bit read/write register used to designate whether pins \overline{IRQ}_4 , \overline{IRQ}_3 , \overline{IRQ}_1 , and \overline{IRQ}_0 are set to rising edge sensing or falling edge sensing. For the IRQAEC pin edge sensing specifications, see section 9.7, Asynchronous Event Counter (AEC).

Bits 7 to 5-Reserved

Bits 7 to 5 are reserved: they are always read as 1 and cannot be modified.

Rev. 7.00 Mar 10, 2005 page 79 of 652 REJ09B0042-0700

Bit 4—IRQ₄ Edge Select (IEG4)

Bit 4 selects the input sensing of the \overline{IRQ}_4 pin and \overline{ADTRG} pin.

Bit 4 IEG4	Description	
0	Falling edge of IRQ₄ and ADTRG pin input is detected	(initial value)
1	Rising edge of \overline{IRQ}_4 and \overline{ADTRG} pin input is detected	

Bit 3—IRQ₃ Edge Select (IEG3)

Bit 3 selects the input sensing of the \overline{IRQ}_3 pin and TMIF pin.

IEG3	Description	
0	Falling edge of $\overline{\mathrm{IRQ}}_3$ and TMIF pin input is detected	(initial value)
1	Rising edge of \overline{IRQ}_3 and TMIF pin input is detected	

Bit 2—Reserved

Bit 2 is reserved: it can only be written with 0.

Bit 1—IRQ1 Edge Select (IEG1)

Bit 1 selects the input sensing of the \overline{IRQ}_1 pin and TMIC pin.

Bit	1
-----	---

IEG1	Description	
0	Falling edge of \overline{IRQ}_1 and TMIC pin input is detected	(initial value)
1	Rising edge of \overline{IRQ}_1 and TMIC pin input is detected	

Bit 0—IRQ₀ Edge Select (IEG0)

Bit 0 selects the input sensing of pin \overline{IRQ}_0 .

Bit 0 IEG0	Description	
0	Falling edge of \overline{IRQ}_0 pin input is detected	(initial value)
1	Rising edge of \overline{IRQ}_0 pin input is detected	

Rev. 7.00 Mar 10, 2005 page 80 of 652 REJ09B0042-0700

Interrupt Enable Register 1 (IENR1)

Bit	7	6	5	4	3	2	1	0
	IENTA		IENWP	IEN4	IEN3	IENEC2	IEN1	IEN0
Initial value	0		0	0	0	0	0	0
Read/Write	R/W	W	R/W	R/W	R/W	R/W	R/W	R/W

IENR1 is an 8-bit read/write register that enables or disables interrupt requests.

Bit 7—Timer A Interrupt Enable (IENTA)

Bit 7 enables or disables timer A overflow interrupt requests.

Bit 7

IENTA	Description	
0	Disables timer A interrupt requests	(initial value)
1	Enables timer A interrupt requests	

Bit 6—Reserved

Bit 6 is reserved: it can only be written with 0.

Bit 5—Wakeup Interrupt Enable (IENWP)

Bit 5 enables or disables WKP₇ to WKP₀ interrupt requests.

Bit 5

IENWP	Description	
0	Disables \overline{WKP}_7 to \overline{WKP}_0 interrupt requests	(initial value)
1	Enables \overline{WKP}_7 to \overline{WKP}_0 interrupt requests	

Bits 4 and 3—IRQ₄ and IRQ₃ Interrupt Enable (IEN4 and IEN3)

Bits 4 and 3 enable or disable IRQ₄ and IRQ₃ interrupt requests.

Bit n IENn	Description	
0	Disables interrupt requests from pin IRQn	(initial value)
1	Enables interrupt requests from pin IRQn	
		(4 0)

(n = 4 or 3)

Rev. 7.00 Mar 10, 2005 page 81 of 652 REJ09B0042-0700

Bit 2—IRQAEC Interrupt Enable (IENEC2)

Bit 2 enables or disables IRQAEC interrupt requests.

Bit 2 IENEC2	Description	
0	Disables IRQAEC interrupt requests	(initial value)
1	Enables IRQAEC interrupt requests	

Bits 1 and 0—IRQ1 and IRQ0 Interrupt Enable (IEN1 and IEN0)

Bits 1 and 0 enable or disable IRQ₁ and IRQ₀ interrupt requests.

Bit n IENn	Description	
0	Disables interrupt requests from pin IRQn	(initial value)
1	Enables interrupt requests from pin IRQn	

(n = 1 or 0)

Interrupt Enable Register 2 (IENR2)

Bit	7	6	5	4	3	2	1	0
	IENDT	IENAD	_	IENTG	IENTFH	IENTFL	IENTC	IENEC
Initial value	0	0	—	0	0	0	0	0
Read/Write	R/W	R/W	W	R/W	R/W	R/W	R/W	R/W

IENR2 is an 8-bit read/write register that enables or disables interrupt requests.

Bit 7—Direct Transfer Interrupt Enable (IENDT)

Bit 7 enables or disables direct transfer interrupt requests.

Bit 7 IENDT	Description	
0	Disables direct transfer interrupt requests	(initial value)
1	Enables direct transfer interrupt requests	

Rev. 7.00 Mar 10, 2005 page 82 of 652 REJ09B0042-0700

Bit 6—A/D Converter Interrupt Enable (IENAD)

Bit 6 enables or disables A/D converter interrupt requests.

Bit 6 IENAD	Description	
0	Disables A/D converter interrupt requests	(initial value)
1	Enables A/D converter interrupt requests	

Bit 5—Reserved

Bit 5 is reserved bit: it can only be written with 0.

Bit 4—Timer G Interrupt Enable (IENTG)

Bit 4 enables or disables timer G input capture or overflow interrupt requests.

Bit 4 IENTG	Description	
0	Disables timer G interrupt requests	(initial value)
1	Enables timer G interrupt requests	

Bit 3—Timer FH Interrupt Enable (IENTFH)

Bit 3 enables or disables timer FH compare match and overflow interrupt requests.

Bit 3 IENTFH	Description	
0	Disables timer FH interrupt requests	(initial value)
1	Enables timer FH interrupt requests	

Bit 2—Timer FL Interrupt Enable (IENTFL)

Bit 2 enables or disables timer FL compare match and overflow interrupt requests.

Bit 2 IENTFL	Description	
0	Disables timer FL interrupt requests	(initial value)
1	Enables timer FL interrupt requests	

Rev. 7.00	Mar 10, 2005	page 83 of 652
	RE	J09B0042-0700

Bit 1—Timer C Interrupt Enable (IENTC)

Bit 1 enables or disables timer C overflow and underflow interrupt requests.

Bit 1 IENTC	Description	
0	Disables timer C interrupt requests	(initial value)
1	Enables timer C interrupt requests	

Bit 0—Asynchronous Event Counter Interrupt Enable (IENEC)

Bit 0 enables or disables asynchronous event counter interrupt requests.

Bit 0 IENEC	Description	
0	Disables asynchronous event counter interrupt requests	(initial value)
1	Enables asynchronous event counter interrupt requests	

For details of SCI3 interrupt control, see section 10.2.6 Serial control register 3 (SCR3).

Interrupt Request Register 1 (IRR1)

Bit	7	6	5	4	3	2	1	0
	IRRTA			IRRI4	IRRI3	IRREC2	IRRI1	IRRI0
Initial value	0		1	0	0	0	0	0
Read/Write	R/(W)*	W		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 0 for flag clearing is possible

IRR1 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a timer A, IRQAEC, IRQ_4 , IRQ_3 , IRQ_1 , or IRQ_0 interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Rev. 7.00 Mar 10, 2005 page 84 of 652 REJ09B0042-0700

Bit 7—Timer A Interrupt Request Flag (IRRTA)

Bit 7 IRRTA	Description	
0	Clearing conditions: When IRRTA = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When the timer A counter value overflows	

Bit 6—Reserved

Bit 6 is reserved; it can only be written with 0.

Bit 5—Reserved

Bit 5 is reserved; it is always read as 1 and cannot be modified.

Bits 4 and 3—IRQ₄ and IRQ₃ Interrupt Request Flags (IRRI4 and IRRI3)

Bit n IRRIn	Description	
0	Clearing conditions: When IRRIn = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When pin \overline{IRQn} is designated for interrupt input and the designated input	d signal edge is

(n = 4 or 3)

Bit 2—IRQAEC Interrupt Request Flag (IRREC2)

Bit 2 IRREC2	Description	
0	Clearing conditions: When IRREC2 = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When pin IRQAEC is designated for interrupt input and the design input	nated signal edge is

Rev. 7.00 Mar 10, 2005 page 85 of 652 REJ09B0042-0700

Bit n IRRIn	Description
0	Clearing conditions: (initial value) When IRRIn = 1, it is cleared by writing 0
1	Setting conditions: When pin IRQn is designated for interrupt input and the designated signal edge is input
	(n = 1 or 0)

Bits 1 and 0—IRQ₁ and IRQ₀ Interrupt Request Flags (IRRI1 and IRRI0)

Interrupt Request Register 2 (IRR2)

Bit	7	6	5	4	3	2	1	0
	IRRDT	IRRAD		IRRTG	IRRTFH	IRRTFL	IRRTC	IRREC
Initial value	0	0	_	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 0 for flag clearing is possible

IRR2 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a direct transfer, A/D converter, Timer G, Timer FH, Timer FL, Timer C, or asynchronous event counter interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit 7—Direct Transfer Interrupt Request Flag (IRRDT)

Bit 7 IRRDT	Description
0	Clearing conditions: (initial value) When IRRDT = 1, it is cleared by writing 0
1	Setting conditions: When a direct transfer is made by executing a SLEEP instruction while DTON = 1 in SYSCR2

Rev. 7.00 Mar 10, 2005 page 86 of 652 REJ09B0042-0700

Bit 6 IRRAD	Description	
0	Clearing conditions: When IRRAD = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When A/D conversion is completed and ADSF is cleared to 0 in ADSR	

Bit 6—A/D Converter Interrupt Request Flag (IRRAD)

Bit 5—Reserved

Bit 5 is reserved: it can only be written with 0.

Bit 4—Timer G Interrupt Request Flag (IRRTG)

Bit 4 IRRTG	Description	
0	Clearing conditions: (initial value) When IRRTG = 1, it is cleared by writing 0	ue)
1	Setting conditions: When the TMIG pin is designated for TMIG input and the designated signal edge input, and when TCG overflows while OVIE is set to 1 in TMG	is

Bit 3—Timer FH Interrupt Request Flag (IRRTFH)

Bit 3 IRRTFH	Description	
0	Clearing conditions: When IRRTFH = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When TCFH and OCRFH match in 8-bit timer mode, or when TCF (To and OCRF (OCRFL, OCRFH) match in 16-bit timer mode	CFL, TCFH)

Rev. 7.00 Mar 10, 2005 page 87 of 652 REJ09B0042-0700

Bit 2—Timer FL Interrupt Request Flag (IRRTFL)

Bit 2 IRRTFL	Description	
0	Clearing conditions: When IRRTFL = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When TCFL and OCRFL match in 8-bit timer mode	

Bit 1—Timer C Interrupt Request Flag (IRRTC)

Bit 1 IRRTC	Description	
0	Clearing conditions: When IRRTC = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When the timer C counter value overflows or underflows	

Bit 0—Asynchronous Event Counter Interrupt Request Flag (IRREC)

Bit 0 IRREC	Description
0	Clearing conditions: (initial value) When IRREC = 1, it is cleared by writing 0
1	Setting conditions: When ECH overflows in 16-bit counter mode, or ECH or ECL overflows in 8-bit counter mode

Rev. 7.00 Mar 10, 2005 page 88 of 652 REJ09B0042-0700

Wakeup Interrupt Request Register (IWPR)

Bit	7	6	5	4	3	2	1	0
	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*							

Note: * Only a write of 0 for flag clearing is possible

IWPR is an 8-bit read/write register containing wakeup interrupt request flags. When one of pins \overline{WKP}_7 to \overline{WKP}_0 is designated for wakeup input and a rising or falling edge is input at that pin, the corresponding flag in IWPR is set to 1. A flag is not cleared automatically when the corresponding interrupt is accepted. Flags must be cleared by writing 0.

Bits 7 to 0—Wakeup Interrupt Request Flags (IWPF7 to IWPF0)

Bit n IWPFn	Description	
0	Clearing conditions: (initial v When IWPFn= 1, it is cleared by writing 0	alue)
1	Setting conditions: When pin \overline{WKP}_n is designated for wakeup input and a rising or falling edge is in that pin	put at

(n = 7 to 0)

Rev. 7.00 Mar 10, 2005 page 89 of 652 REJ09B0042-0700

Wakeup Edge Select Register (WEGR)

Bit	7	6	5	4	3	2	1	0
	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

WEGR is an 8-bit read/write register that specifies rising or falling edge sensing for pins \overline{WKPn} .

WEGR is initialized to H'00 by a reset.

Bit n—WKPn Edge Select (WKEGSn)

Bit n selects $\overline{WKP}n$ pin input sensing.

Bit n WKEGSn	Description	
0	WKPn pin falling edge detected	(initial value)
1	WKPn pin rising edge detected	

(n = 7 to 0)

3.3.3 External Interrupts

There are 13 external interrupts: WKP7 to WKP0, IRQ4, IRQ3, IRQ1, IRQ0, and IRQAEC.

Interrupts WKP7 to WKP0

Interrupts WKP7 to WKP0 are requested by either rising or falling edge input to pins $\overline{WKP_7}$ to $\overline{WKP_0}$. When these pins are designated as pins $\overline{WKP_7}$ to $\overline{WKP_0}$ in port mode register 5 and a rising or falling edge is input, the corresponding bit in IWPR is set to 1, requesting an interrupt. Recognition of wakeup interrupt requests can be disabled by clearing the IENWP bit to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When WKP7 to WKP0 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector number 9 is assigned to interrupts WKP7 to WKP0. All eight interrupt sources have the same vector number, so the interrupt-handling routine must discriminate the interrupt source.

Rev. 7.00 Mar 10, 2005 page 90 of 652 REJ09B0042-0700

Interrupts IRQ₄, IRQ₃, IRQ₁ and IRQ₀

Interrupts IRQ4, IRQ3, IRQ1, and IRQ0 are requested by input signals to pins \overline{IRQ}_4 , \overline{IRQ}_3 , \overline{IRQ}_1 , and \overline{IRQ}_0 . These interrupts are detected by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG4, IEG3, IEG1, and IEG0 in IEGR.

When these pins are designated as pins $\overline{IRQ_4}$, $\overline{IRQ_3}$, $\overline{IRQ_1}$, and $\overline{IRQ_0}$ in port mode register B, 2, and 1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interrupt. Recognition of these interrupt requests can be disabled individually by clearing bits IEN4, IEN3, IEN1, and IEN0 to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When IRQ4, IRQ3, IRQ1, and IRQ0 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector numbers 8, 7, 5, and 4 are assigned to interrupts IRQ4, IRQ3, IRQ1, and IRQ0. The order of priority is from IRQ0 (high) to IRQ4 (low). Table 3.2 gives details.

IRQAEC Interrupt

The IRQAEC interrupt is requested by an input signal to pin IRQAEC and IECPWM (output of PWM for AEC). When the IRQAEC input pin is to be used as an external interrupt, set ECPWME in AEGSR to 0. This interrupt is detected by rising edge, falling edge, or both edge sensing, depending on the settings of bits AIEGS1 and AIEGS0 in AEGSR.

When bit IENEC2 in IENR1 is 1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interrupt.

When IRQAEC interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector number 6 is assigned to the IRQAEC interrupt exception handling. Table 3.2 gives details.

3.3.4 Internal Interrupts

There are 9 internal interrupts that can be requested by the on-chip peripheral modules. When a peripheral module requests an interrupt, the corresponding bit in IRR1 or IRR2 is set to 1. Recognition of individual interrupt requests can be disabled by clearing the corresponding bit in IENR1 or IENR2. All these interrupts can be masked by setting the I bit to 1 in CCR. When internal interrupt handling is initiated, the I bit is set to 1 in CCR. Vector numbers from 20 to 18 and 16 to 11 are assigned to these interrupts. Table 3.2 shows the order of priority of interrupts from on-chip peripheral modules.

Rev. 7.00 Mar 10, 2005 page 91 of 652 REJ09B0042-0700

3.3.5 Interrupt Operations

Interrupts are controlled by an interrupt controller. Figure 3.2 shows a block diagram of the interrupt controller. Figure 3.3 shows the flow up to interrupt acceptance.




Figure 3.2 Block Diagram of Interrupt Controller


Interrupt operation is described as follows.

- When an interrupt condition is met while the interrupt enable register bit is set to 1, an interrupt request signal is sent to the interrupt controller.
- When the interrupt controller receives an interrupt request, it sets the interrupt request flag.
- From among the interrupts with interrupt request flags set to 1, the interrupt controller selects the interrupt request with the highest priority and holds the others pending. (Refer to table 3.2 for a list of interrupt priorities.)
- The interrupt controller checks the I bit of CCR. If the I bit is 0, the selected interrupt request is accepted; if the I bit is 1, the interrupt request is held pending.

Rev. 7.00 Mar 10, 2005 page 92 of 652 REJ09B0042-0700

- If the interrupt request is accepted, after processing of the current instruction is completed, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.4. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
- The I bit of CCR is set to 1, masking further interrupts.
- The vector address corresponding to the accepted interrupt is generated, and the interrupt handling routine located at the address indicated by the contents of the vector address is executed.
- Notes: 1. When disabling interrupts by clearing bits in an interrupt enable register, or when clearing bits in an interrupt request register, always do so while interrupts are masked (I = 1).
 - 2. If the above clear operations are performed while I = 0, and as a result a conflict arises between the clear instruction and an interrupt request, exception processing for the interrupt will be executed after the clear instruction has been executed.

Rev. 7.00 Mar 10, 2005 page 93 of 652 REJ09B0042-0700





Rev. 7.00 Mar 10, 2005 page 94 of 652 REJ09B0042-0700






Figure 3.4 Stack State after Completion of Interrupt Exception Handling

Figure 3.5 shows a typical interrupt sequence.

Rev. 7.00 Mar 10, 2005 page 95 of 652 REJ09B0042-0700




Figure 3.5 Interrupt Sequence

Rev. 7.00 Mar 10, 2005 page 96 of 652 REJ09B0042-0700

3.3.6 Interrupt Response Time

Table 3.4 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handler is executed.

Table 3.4Interrupt Wait States

Item	States	Total
Waiting time for completion of executing instruction st	1 to 13	15 to 27
Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	

Note: * Not including EEPMOV instruction.

Rev. 7.00 Mar 10, 2005 page 97 of 652 REJ09B0042-0700

3.4 Application Notes

3.4.1 Notes on Stack Area Use

When word data is accessed in the LSI, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @–SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values.

Setting an odd address in SP may cause a program to crash. An example is shown in figure 3.6.




Figure 3.6 Operation when Odd Address is Set in SP

When CCR contents are saved to the stack during interrupt exception handling or restored when RTE is executed, this also takes place in word size. Both the upper and lower bytes of word data are saved to the stack; on return, the even address contents are restored to CCR while the odd address contents are ignored.

Rev. 7.00 Mar 10, 2005 page 98 of 652 REJ09B0042-0700

3.4.2 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins and when the value of ECPWME in AEGSR is rewritten to switch between selection/non-selection of IRQAEC, the following points should be observed.

When an external interrupt pin function is switched by rewriting the port mode register that controls pins \overline{IRQ}_4 , \overline{IRQ}_3 , \overline{IRQ}_1 , \overline{IRQ}_0 , \overline{WKP}_7 to \overline{WKP}_0 , the interrupt request flag may be set to 1 at the time the pin function is switched, even if no valid interrupt is input at the pin. Be sure to clear the interrupt request flag to 0 after switching pin functions. When the value of ECPWME in AEGSR that sets selection/non-selection of IRQAEC is rewritten, the interrupt request flag may be set to 1, even if a valid edge has not arrived on the selected IRQAEC or IECPWM (PWM output for AEC). Therefore, be sure to clear the interrupt request flag to 0 after switching the pin function. Table 3.5 shows the conditions under which interrupt request flags are set to 1 in this way.

Interrupt Flags Set	•	Conditions
IRR1 IRRI4		When PMR1 bit IRQ4 is changed from 0 to 1 while pin \overline{IRQ}_4 is low and IEGR bit IEG4 = 0.
		When PMR1 bit IRQ4 is changed from 1 to 0 while pin \overline{IRQ}_4 is low and IEGR bit IEG4 = 1.
	IRRI3	When PMR1 bit IRQ3 is changed from 0 to 1 while pin \overline{IRQ}_3 is low and IEGR bit IEG3 = 0.
		When PMR1 bit IRQ3 is changed from 1 to 0 while pin \overline{IRQ}_3 is low and IEGR bit IEG3 = 1.
	IRREC2	When an edge as designated by AIEGS1 and AIEGS0 in AEGSR is detected because the values on the IRQAEC pin and of IECPWM at switching are different (e.g., when the rising edge has been selected and ECPWME in AEGSR is changed from 1 to 0 while pin IRQAEC is low and IECPWM = 1).
	IRRI1	When PMRB bit IRQ1 is changed from 0 to 1 while pin \overline{IRQ}_1 is low and IEGR bit IEG1 = 0.
		When PMRB bit IRQ1 is changed from 1 to 0 while pin \overline{IRQ}_1 is low and IEGR bit IEG1 = 1.
	IRRI0	When PMR2 bit IRQ0 is changed from 0 to 1 while pin \overline{IRQ}_0 is low and IEGR bit IEG0 = 0.
		When PMR2 bit IRQ0 is changed from 1 to 0 while pin \overline{IRQ}_0 is low and IEGR bit IEG0 = 1.

Table 3.5 Conucions under which interrupt Request Flag is Set to 1	Table 3.5	Conditions under which Interrupt Request Flag is Set to 1
--	-----------	---

Rev. 7.00 Mar 10, 2005 page 99 of 652 REJ09B0042-0700

Interrupt Flags Se	Request t to 1	Conditions
IWPR	IWPF7	When PMR5 bit WKP7 is changed from 0 to 1 while pin $\overline{\text{WKP}}_7$ is low and WEGR bit WKEGS7 = 0.
		When PMR5 bit WKP7 is changed from 1 to 0 while pin \overline{WKP}_7 is low and WEGR bit WKEGS7 = 1.
	IWPF6	When PMR5 bit WKP6 is changed from 0 to 1 while pin \overline{WKP}_6 is low and WEGR bit WKEGS6 = 0.
		When PMR5 bit WKP6 is changed from 1 to 0 while pin \overline{WKP}_6 is low and WEGR bit WKEGS6 = 1.
	IWPF5	When PMR5 bit WKP5 is changed from 0 to 1 while pin \overline{WKP}_5 is low and WEGR bit WKEGS5 = 0.
		When PMR5 bit WKP5 is changed from 1 to 0 while pin \overline{WKP}_5 is low and WEGR bit WKEGS5 = 1.
	IWPF4	When PMR5 bit WKP4 is changed from 0 to 1 while pin \overline{WKP}_4 is low and WEGR bit WKEGS4 = 0.
		When PMR5 bit WKP4 is changed from 1 to 0 while pin \overline{WKP}_4 is low and WEGR bit WKEGS4 = 1.
	IWPF3	When PMR5 bit WKP3 is changed from 0 to 1 while pin \overline{WKP}_3 is low and WEGR bit WKEGS3 = 0.
		When PMR5 bit WKP3 is changed from 1 to 0 while pin \overline{WKP}_3 is low and WEGR bit WKEGS3 = 1.
	IWPF2	When PMR5 bit WKP2 is changed from 0 to 1 while pin \overline{WKP}_2 is low and WEGR bit WKEGS2 = 0.
		When PMR5 bit WKP2 is changed from 1 to 0 while pin \overline{WKP}_2 is low and WEGR bit WKEGS2 = 1.
	IWPF1	When PMR5 bit WKP1 is changed from 0 to 1 while pin \overline{WKP}_1 is low and WEGR bit WKEGS1 = 0.
		When PMR5 bit WKP1 is changed from 1 to 0 while pin \overline{WKP}_1 is low and WEGR bit WKEGS1 = 1.
	IWPF0	When PMR5 bit WKP0 is changed from 0 to 1 while pin \overline{WKP}_0 is low and WEGR bit WKEGS0 = 0.
		When PMR5 bit WKP0 is changed from 1 to 0 while pin \overline{WKP}_0 is low and WEGR bit WKEGS0 = 1.

Figure 3.7 shows the procedure for setting a bit in a port mode register and clearing the interrupt request flag.

When switching a pin function, mask the interrupt before setting the bit in the port mode register (or AEGSR). After accessing the port mode register (or AEGSR), execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0. If the instruction to clear the flag is

Rev. 7.00 Mar 10, 2005 page 100 of 652 REJ09B0042-0700

executed immediately after the port mode register (or AEGSR) access without executing an intervening instruction, the flag will not be cleared.

An alternative method is to avoid the setting of interrupt request flags when pin functions are switched by keeping the pins at the high level so that the conditions in table 3.5 do not occur.

However, the procedure in Figure 3.7 is recommended because IECPWM is an internal signal and determining its value is complicated.




Figure 3.7 Port Mode Register (or AEGSR) Setting and Interrupt Request Flag Clearing Procedure

3.4.3 Method for Clearing Interrupt Request Flags

Use the recommended method, given below when clearing the flags of interrupt request registers (IRR1, IRR2, IWPR).

• Recommended method

Use a single instruction to clear flags. The bit control instruction and byte-size data transfer instruction can be used. Two examples of program code for clearing IRRI1 (bit 1 of IRR1) are given below.

BCLR #1, @IRR1:8 MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101)

> Rev. 7.00 Mar 10, 2005 page 101 of 652 REJ09B0042-0700

• Example of a malfunction

When flags are cleared with multiple instructions, other flags might be cleared during execution of the instructions, even though they are currently set, and this will cause a malfunction.

Here is an example in which IRRI0 is cleared and disabled in the process of clearing IRRI1 (bit 1 of IRR1).

```
MOV.B @IRR1:8,R1L ..... IRRI0 = 0 at this time
AND.B #B'1111101,R1L .... Here, IRRI0 = 1
MOV.B R1L,@IRR1:8 ..... IRRI0 is cleared to 0
```

In the above example, it is assumed that an IRQ0 interrupt is generated while the AND.B instruction is executing.

The IRQ0 interrupt is disabled because, although the original objective is clearing IRRI1, IRRI0 is also cleared.

Rev. 7.00 Mar 10, 2005 page 102 of 652 REJ09B0042-0700

Section 4 Clock Pulse Generators

4.1 Overview

Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator and system clock dividers. The subclock pulse generator consists of a subclock oscillator circuit and a subclock divider.

In the H8/38124 Group, the system clock pulse generator includes an on-chip oscillator.

4.1.1 Block Diagram

Figure 4.1 shows a block diagram of the clock pulse generators of the H8/38024, H8/38024S, and H8/38024R Group. Figure 4.2 shows a block diagram of the clock pulse generators of the H8/38124 Group.




Figure 4.1(1) Block Diagram of Clock Pulse Generators (H8/38024 Group, H8/38024S Group, H8/38024R Group)

Rev. 7.00 Mar 10, 2005 page 103 of 652 REJ09B0042-0700




Figure 4.2 Block Diagram of Clock Pulse Generators (H8/38124 Group)

4.1.2 System Clock and Subclock

The basic clock signals that drive the CPU and on-chip peripheral modules are ϕ and ϕ_{SUB} . Four of the clock signals have names: ϕ is the system clock, ϕ_{SUB} is the subclock, ϕ_{OSC} is the oscillator clock, and ϕ_W is the watch clock.

The clock signals available for use by peripheral modules are $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, $\phi/32$, $\phi/64$, $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, $\phi/8192$, ϕ_W , $\phi_W/2$, $\phi_W/4$, $\phi_W/8$, $\phi_W/16$, $\phi_W/32$, $\phi_W/64$, and $\phi_W/128$. The clock requirements differ from one module to another.

Rev. 7.00 Mar 10, 2005 page 104 of 652 REJ09B0042-0700

4.1.3 Register Descriptions

Table 4.1 lists the registers that control the clock pulse generators. The registers listed in table 4.1 are only implemented in the H8/38124 Group.

Table 4.1 Clock Pulse Generator Control Registers

Name	Abbreviation	R/W	Initial Value	Address
Clock pulse generator control register	OSCCR	R/W	—	H'FFF5

Clock Pulse Generator Control Register (OSCCR)

Bit	7	6	5	4	3	2	1	0
	SUBSTP	_	—			IRQAECF	OSCF	—
Initial value	0	0	0	0	0	—	_	0
Read/Write	R/W	R	R/W	R/W	R/W	R	R	R/W

OSCCR is an 8-bit read/write register that contains the flag indicating the selection of system clock oscillator or on-chip oscillator, indicates the input level of the IRQAEC pin during resets, and controls whether the subclock oscillator operates or not.

Bit 7—Subclock Oscillator Stop Control (SUBSTP)

Bit 7 controls whether the subclock oscillator operates or not. It can be set to 1 only in the active mode (high-speed/medium-speed). Setting bit 7 to 1 in the subactive mode will cause the LSI to stop operating.

Bit 7 SUBSTP	Description						
0	Subclock oscillator operates	(initial value)					
1	Subclock oscillator stopped						

Bit 6—Reserved

This bit is reserved. It is always read as 0 and cannot be written to.

Bits 5 to 3—Reserved

These bits are read/write enabled reserved bits.

Rev. 7.00 Mar 10, 2005 page 105 of 652 REJ09B0042-0700

Bit 2—IRQAEC Flag (IRQAECF)

This bit indicates the IRQAEC pin input level set during resets.

Bit 2 IRQAECF	Description
0	IRQAEC pin set to GND during resets
1	IRQAEC pin set to V _{CC} during resets

Bit 1—OSC Flag (OSCF)

This bit indicates the oscillator operating with the system clock pulse generator.

Bit 1 OSCF	Description
0	System clock oscillator operating (on-chip oscillator stopped)
1	On-chip oscillator operating (system clock oscillator stopped)

Bit 0—Reserved

This bit is reserved. Never write 1 to this bit, as it can cause the LSI to malfunction.


4.2 System Clock Generator


Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic oscillator, or by providing external clock input. As shown in figure 4.2, the H8/38124 Group supports selection between a system clock oscillator and an on-chip oscillator. See section 4.2, On-Chip Oscillator Selection Method, for information on selecting the on-chip oscillator.


Connecting a Crystal Oscillator

Figure 4.3(1) shows a typical method of connecting a crystal oscillator to the H8/38024 or H8/38024R Group, and figure 4.3(2) shows a typical method of connecting a crystal oscillator to the H8/38024S and H8/38124 Group.

Rev. 7.00 Mar 10, 2005 page 106 of 652 REJ09B0042-0700










Figure 4.3 shows the equivalent circuit of a crystal oscillator. An oscillator having the characteristics given in table 4.2 should be used.




Figure 4.4 Equivalent Circuit of Crystal Oscillator


Rev. 7.00 Mar 10, 2005 page 107 of 652 REJ09B0042-0700


Table 4.2	Crystal	Oscillator	Parameters
-----------	---------	------------	------------


Frequency (MHz)	4	4.193	
RS max (Ω)	100	100	
C ₀ max (pF)	16	16	


Connecting a Ceramic Oscillator

Figure 4.5(1) shows a typical method of connecting a ceramic oscillator to the H8/38024 or H8/38024R Group, and figure 4.5(2) shows a typical method of connecting a crystal oscillator to the H8/38024S and H8/38124 Group.









Rev. 7.00 Mar 10, 2005 page 108 of 652 REJ09B0042-0700

Notes on Board Design

When generating clock pulses by connecting a crystal or ceramic oscillator, pay careful attention to the following points.

Avoid running signal lines close to the oscillator circuit, since the oscillator may be adversely affected by induction currents. (See figure 4.6.)

The board should be designed so that the oscillator and load capacitors are located as close as possible to pins OSC_1 and OSC_2 .




Figure 4.6 Board Design of Oscillator Circuit

Note: The circuit parameters above are recommended by the crystal or ceramic oscillator manufacturer.

The circuit parameters are affected by the crystal or ceramic oscillator and floating capacitance when designing the board. When using the oscillator, consult with the crystal or ceramic oscillator manufacturer to determine the circuit parameters.

Rev. 7.00 Mar 10, 2005 page 109 of 652 REJ09B0042-0700

External Clock Input Method

Connect an external clock signal to pin OSC_1 , and leave pin OSC_2 open. Figure 4.7 shows a typical connection.




Figure 4.7 External Clock Input (Example)

Frequency	Oscillator Clock (¢ _{osc})			
Duty cycle	45% to 55%			

On-Chip Oscillator Selection Method (H8/38124 Group Only)

The on-chip oscillator is selected by setting the IRQAEC pin input level during resets.* Table 4.3 lists the methods for selecting the system clock oscillator and the on-chip oscillator. The IRQAEC pin input level set during resets must be fixed at V_{CC} or GND, based on the oscillator to be selected. It is not necessary to connect an oscillator to pins OSC1 and OSC2 if the on-chip oscillator is selected. In this case, pin OSC1 should be fixed at V_{CC} or GND.

- Note: The system clock oscillator must be selected in order to program or erase flash memory as part of operations such as on-board programming. Also, when using the on-chip emulator, an oscillator should be connected, or an external clock input, even if the on-chip oscillator is selected.
 - * Other than watchdog timer or low-voltage detect circuit reset.

Table 4.3 System Clock Oscillator and On-Chip Oscillator Selection Methods

IRQAEC pin input level (during resets)	0	1
System clock oscillator	Enabled	Disabled
On-chip oscillator	Disabled	Enabled

Rev. 7.00 Mar 10, 2005 page 110 of 652 REJ09B0042-0700

4.3 Subclock Generator

Connecting a 32.768 kHz/38.4 kHz Crystal Oscillator

Clock pulses can be supplied to the subclock divider by connecting a 32.768 kHz/38.4 kHz crystal oscillator, as shown in figure 4.8. Follow the same precautions as noted under 3. notes on board design for the system clock in section 4.2.

Note that only operation at 32.768 kHz is guaranteed on the H8/38124 Group.




Figure 4.8 Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Subclock)

Figure 4.9 shows the equivalent circuit of the 32.768 kHz/38.4 kHz crystal oscillator.




Figure 4.9 Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator

Pin Connection when Not Using Subclock

When the subclock is not used, connect pin X_1 to GND and leave pin X_2 open, as shown in figure 4.10.

Rev. 7.00 Mar 10, 2005 page 111 of 652 REJ09B0042-0700




Figure 4.10 Pin Connection when not Using Subclock

External Clock Input

Connect the external clock to the X1 pin and leave the X2 pin open, as shown in figure 4.11.

Note that no external clock should be input to the H8/38124 Group.




Figure 4.11 Pin Connection when Inputting External Clock

Frequency	Subclock (øw)
Duty	45% to 55%

Method for Disabling Subclock Oscillator (H8/38124 Group Only)

The subclock oscillator can be disabled by programs by setting the SUBSTP bit in the OSCCR register to 1. The register setting to disable the subclock oscillator should be made in the active mode. When restoring operation of the subclock oscillator after it has been disabled using the OSCCR register, it is necessary to wait for the oscillation stabilization time (typ: 8s) to elapse before using the subclock.

Rev. 7.00 Mar 10, 2005 page 112 of 652 REJ09B0042-0700

4.4 Prescalers

The H8/38024 Group is equipped with two on-chip prescalers having different input clocks (prescaler S and prescaler W). Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. Its prescaled outputs provide internal clock signals for on-chip peripheral modules. Prescaler W is a 5-bit counter using a 32.768 kHz or 38.4 kHz signal divided by 4 (ϕ_W /4) as its input clock. Its prescaled outputs are used by timer A as a time base for timekeeping.

Prescaler S (PSS)

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. It is incremented once per clock period.

Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state.

In standby mode, watch mode, subactive mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000.

The CPU cannot read or write prescaler S.

The output from prescaler S is shared by timer A, timer C, timer F, timer G, SCI3, the A/D converter, the LCD controller, watchdog timer, and the 10-bit PWM. The divider ratio can be set separately for each on-chip peripheral function.

In active (medium-speed) mode the clock input to prescaler S is ϕ osc/16, ϕ osc/32, ϕ osc/64, or ϕ osc/128.

Prescaler W (PSW)

Prescaler W is a 5-bit counter using a 32.768 kHz/38.4 kHz signal divided by 4 ($\phi_W/4$) as its input clock.

Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset state.

Even in standby mode, watch mode, subactive mode, or subsleep mode, prescaler W continues functioning so long as clock signals are supplied to pins X1 and X2.

Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 of timer mode register A (TMA).

Output from prescaler W can be used to drive timer A, in which case timer A functions as a time base for timekeeping.

Rev. 7.00 Mar 10, 2005 page 113 of 652 REJ09B0042-0700

4.5 Note on Oscillators

Oscillator characteristics are closely related to board design and should be carefully evaluated by the user in mask ROM and ZTAT versions, referring to the examples shown in this section. Oscillator circuit constants will differ depending on the oscillator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the oscillator element manufacturer. Design the circuit so that the oscillator element never receives voltages exceeding its maximum rating.




Figure 4.12 Example of Crystal and Ceramic Oscillator Element Arrangement

Figure 4.13 (1) shows an example measuring circuit with the negative resistance suggested by the resonator manufacturer. Note that if the negative resistance of the circuit is less than that suggested by the resonator manufacturer, it may be difficult to start the main oscillator.

If it is determined that oscillation is not occurring because the negative resistance is lower than the level suggested by the resonator manufacturer, the circuit may be modified as shown in figure 4.13 (2) through (4). Which of the modification suggestions to use and the capacitor capacitance should be decided based upon an evaluation of factors such as the negative resistance and the frequency deviation.

Rev. 7.00 Mar 10, 2005 page 114 of 652 REJ09B0042-0700




Figure 4.13 Negative Resistance Measurement and Circuit Modification Suggestions

4.5.1 Definition of Oscillation Stabilization Wait Time

Figure 4.14 shows the oscillation waveform (OSC2), system clock (ϕ), and microcomputer operating mode when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator.

As shown in figure 4.13, as the system clock oscillator is halted in standby mode, watch mode, and subactive mode, when a transition is made to active (high-speed/medium-speed) mode, the sum of the following two times (oscillation stabilization time and wait time) is required.

Rev. 7.00 Mar 10, 2005 page 115 of 652 REJ09B0042-0700

1. Oscillation stabilization time (t_{rc})

The time from the point at which the system clock oscillator oscillation waveform starts to change when an interrupt is generated, until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes.

2. Wait time

The time required for the CPU and peripheral functions to begin operating after the oscillation waveform frequency and system clock have stabilized.

The wait time setting is selected with standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)).




Figure 4.14 Oscillation Stabilization Wait Time

When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset, and a transition is made to active (high-speed/medium-speed) mode, the oscillation waveform begins to change at the point at which the interrupt is accepted. Therefore, when an oscillator element is connected in standby mode, watch mode, or subactive mode, since the system clock oscillator is halted, the time from the point at which this oscillation waveform starts to change until the

Rev. 7.00 Mar 10, 2005 page 116 of 652 REJ09B0042-0700

amplitude of the oscillation waveform increases and the oscillation frequency stabilizes—that is, the oscillation stabilization time—is required.

The oscillation stabilization time in the case of these state transitions is the same as the oscillation stabilization time at power-on (the time from the point at which the power supply voltage reaches the prescribed level until the oscillation stabilizes), specified by "oscillation stabilization time t_{rc} " in the AC characteristics.

Meanwhile, once the system clock has halted, a wait time of at least 8 states is necessary in order for the CPU and peripheral functions to operate normally.

Thus, the time required from interrupt generation until operation of the CPU and peripheral functions is the sum of the above described oscillation stabilization time and wait time. This total time is called the oscillation stabilization wait time, and is expressed by equation (1) below.

Oscillation stabilization wait time = oscillation stabilization time + wait time

 $= t_{rc} + (8 \text{ to } 16,384 \text{ states})^{*1} \dots \dots \dots \dots (1)$ (up to 131,072 states)^{*2}

Notes: 1. H8/38024 Group

2. H8/38124 Group

Therefore, when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator, careful evaluation must be carried out on the installation circuit before deciding on the oscillation stabilization wait time. In particular, since the oscillation stabilization time is affected by installation circuit constants, stray capacitance, and so forth, suitable constants should be determined in consultation with the oscillator element manufacturer.

4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator Element)

When a microcomputer operates, the internal power supply potential fluctuates slightly in synchronization with the system clock. Depending on the individual crystal oscillator element characteristics, the oscillation waveform amplitude may not be sufficiently large immediately after the oscillation stabilization wait time, making the oscillation waveform susceptible to influence by fluctuations in the power supply potential. In this state, the oscillation waveform may be disrupted, leading to an unstable system clock and erroneous operation of the microcomputer.

If erroneous operation occurs, change the setting of standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)) to give a longer wait time.

Rev. 7.00 Mar 10, 2005 page 117 of 652 REJ09B0042-0700

For example, if erroneous operation occurs with a wait time setting of 16 states, check the operation with a wait time setting of $1,024^*$ states or more.

If the same kind of erroneous operation occurs after a reset as after a state transition, hold the $\overline{\text{RES}}$ pin low for a longer period.

Note: * This figure applies to the H8/38024, H8/38024S, and H8/38024R Groups. The number of states on the H8/38124 Group is 8,192 or more.

4.5.3 Note on Use of HD64F38024

When using the HD64F38024, the oscillators may not operate if an initial voltage of 10 mV is applied to the V_{CC} pin during power-on. This problem is caused by uncertainty about the state of the oscillation control signals. It can be corrected by cutting off power and allowing the V_{CC} pin voltage to drop to ground potential before powering-on once again.

4.6 Notes on H8/38124 Group

When using the on-chip emulator, system clock precision is necessary for programming or erasing the flash memory. However, the on-chip oscillator frequency can vary due to changes in conditions such as voltage or temperature. Consequently, even if the on-chip oscillator is selected when using the on-chip emulator, pins OSC1 and OSC2 should be connected to an oscillator, or an external clock should be supplied. In this case, the LSI uses the on-chip oscillator when user programs are being executed and the system clock oscillator when programming or erasing flash memory. The process is controlled by the on-chip emulator.

Rev. 7.00 Mar 10, 2005 page 118 of 652 REJ09B0042-0700

Section 5 Power-Down Modes

5.1 Overview

The LSI has nine modes of operation after a reset. These include eight power-down modes, in which power dissipation is significantly reduced. Table 5.1 gives a summary of the nine operating modes.

Operating Mode	Description
Active (high-speed) mode	The CPU and all on-chip peripheral functions are operable on the system clock in high-speed operation
Active (medium-speed) mode	The CPU and all on-chip peripheral functions are operable on the system clock in low-speed operation
Subactive mode	The CPU and all on-chip peripheral functions are operable on the subclock in low-speed operation
Sleep (high-speed) mode	The CPU halts. On-chip peripheral functions are operable on the system clock
Sleep (medium-speed) mode	The CPU halts. On-chip peripheral functions operate at a frequency of 1/128, 1/64, 1/32, or 1/16 of the system clock frequency
Subsleep mode	The CPU halts. The time-base function of timer A, timer C, timer F, timer G, SCI3, AEC, and LCD controller/driver are operable on the subclock
Watch mode	The CPU halts. The time-base function of timer A, timer F, timer G, AEC and LCD controller/driver are operable on the subclock
Standby mode	The CPU and all on-chip peripheral functions halt
Module standby mode	Individual on-chip peripheral functions specified by software enter standby mode and halt

Table 5.1Operating Modes

Of these nine operating modes, all but the active (high-speed) mode are power-down modes. In this section the two active modes (high-speed and medium speed) will be referred to collectively as active mode.

Figure 5.1 shows the transitions among these operation modes. Table 5.2 indicates the internal states in each mode.

Rev. 7.00 Mar 10, 2005 page 119 of 652 REJ09B0042-0700




Figure 5.1 Mode Transition Diagram

Rev. 7.00 Mar 10, 2005 page 120 of 652 REJ09B0042-0700

		Active	Mode	Sleep	Mode				
Function	Function		Medium- Speed	High- Speed	Medium- Speed	Watch Mode	Subactive Mode	Subsleep Mode	Standby Mode
System clo	ck oscillator	Functions	Functions	Functions	Functions	Halted	Halted	Halted	Halted
Subclock of	scillator	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
CPU	Instructions	Functions	Functions	Halted	Halted	Halted	Functions	Halted	Halted
operations	RAM	-		Retained	Retained	Retained	-	Retained	Retained
	Registers	-							
	I/O ports	-							Retained ^{*1}
External	IRQ ₀	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
interrupts	IRQ ₁	_				Retained*6	-		
	IRQAEC	_							Retained*6
	IRQ ₃	_							
	IRQ ₄								
	WKP ₀	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
	WKP ₁	_							
	WKP ₂								
	WKP ₃	_							
	WKP ₄	_							
	WKP ₅	_							
	WKP ₆	_							
	WKP ₇								
Peripheral	Timer A	Functions	Functions	Functions	Functions	Functions*5	Functions ^{*5}	Functions ^{*5}	Retained
functions	Asynchronous event counter					Functions*8	Functions	Functions	Functions*8
	Timer C	-				Retained	Functions/	Functions/	Retained
		_					Retained*2	Retained*2	
	WDT					Functions/ Retained ^{*10}	Functions/ Retained ^{*7}	Functions/ Retained ^{*10}	Functions/ Retained ^{*11}
	Timer F	-				Functions/	Functions/	Functions/	Retained
	Timer G	_				Retained ^{*9}	Retained ^{*9}	Retained ^{*9}	
	SCI3					Reset	Functions/ Retained ^{*3}	Functions/ Retained ^{*3}	Reset
	PWM	_				Retained	Retained	Retained	Retained
	A/D converter	_				Retained	Retained	Retained	Retained
	LCD	_				Functions/ Retained ^{*4}	Functions/ Retained ^{*4}	Functions/ Retained ^{*4}	Retained
	LVD	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
Notes: 1.	Register conte	ents are retai	ined, but ou	tput is high-	impedance	state. Port 5	of the HD64F	38024 retains	the previous
	pin state.								
2.	Functions if an							retained.	
3.	Functions if ϕ_W								
4.	Functions if ϕ_W				-	k; otherwise h	alted and reta	ained.	
5. 6.	Functions if the External interre		-			ister contente	are not altere	'nd	
7.	On the H8/381		-						r is selected
	otherwise stop		-						
	selected as the								
8.	Incrementing is								
9.	Functions if ϕ_W	/4 is selecte	ed as the int	ernal clock;	otherwise h	alted and reta	ained.		

Table 5.2 Internal State in Each Operating Mode

Functions if φ_W/4 is selected as the internal clock; otherwise halted and retained.
 On the H8/38124 Group, operates when φ_W/32 is selected as the internal clock or the on-chip oscillator is selected; otherwise stops and stands by. On the H8/38024, H8/38024S, and H8/38024R Group, stops and stands by.

Rev. 7.00 Mar 10, 2005 page 121 of 652 REJ09B0042-0700

11. On the H8/38124 Group, operates only when the on-chip oscillator is selected; otherwise stops and stands by. On the H8/38024, H8/38024S, and H8/38024R Group, stops and stands by.

5.1.1 System Control Registers

The operation mode is selected using the system control registers described in table 5.3.

Table 5.3 System Control Registers

Name	Abbreviation	R/W	Initial Value	Address
System control register 1	SYSCR1	R/W	H'07	H'FFF0
System control register 2	SYSCR2	R/W	H'F0	H'FFF1

System Control Register 1 (SYSCR1)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	LSON	_	MA1	MA0
Initial value	0	0	0	0	0	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	—	R/W	R/W

SYSCR1 is an 8-bit read/write register for control of the power-down modes.

Upon reset, SYSCR1 is initialized to H'07.

Bit 7—Software Standby (SSBY)

This bit designates transition to standby mode or watch mode.

Bit 7 SSBY Description 0 When a SLEEP instruction is executed in active mode, (initial value) ٠ a transition is made to sleep mode When a SLEEP instruction is executed in subactive mode, a transition is made to • subsleep mode 1 When a SLEEP instruction is executed in active mode, a transition is made to • standby mode or watch mode When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode

Rev. 7.00 Mar 10, 2005 page 122 of 652 REJ09B0042-0700

Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0)

These bits designate the time the CPU and peripheral modules wait for stable clock operation after exiting from standby mode or watch mode to active mode due to an interrupt. The designation should be made according to the operating frequency so that the waiting time is at least equal to the oscillation stabilization time. Note that stabilization times for the H8/38024, H8/38024S, and H8/38024R Group and for the H8/38124 Group are different.

• H8/38024, H8/38024S, H8/38024R Group

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Wait time = 8,192 states	(initial value)
0	0	1	Wait time = 16,384 states	
0	1	0	Wait time = 1,024 states	
0	1	1	Wait time = 2,048 states	
1	0	0	Wait time = 4,096 states	
1	0	1	Wait time = 2 states	(External clock input mode)
1	1	0	Wait time = 8 states	
1	1	1	Wait time = 16 states	

• H8/38124 Group

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Wait time = 8,192 states	s (initial value)
0	0	1	Wait time = 16,384 state	es
0	1	0	Wait time = 32,768 state	es
0	1	1	Wait time = 65,536 state	es
1	0	0	Wait time = 131,072 sta	tes
1	0	1	Wait time = 2 states	(External clock input mode)
1	1	0	Wait time = 8 states	
1	1	1	Wait time = 16 states	

Note: If an external clock is being input, set standby timer select to external clock mode before mode transition. Also, do not set standby timer select to external clock mode if no external clock is used. 8,192 states (STS2 = STS1 = STS0 = 0) is recommended if the on-chip oscillator is used on the H8/38124 Group.

Rev. 7.00 Mar 10, 2005 page 123 of 652 REJ09B0042-0700

Bit 3—Low Speed on Flag (LSON)

This bit chooses the system clock (ϕ) or subclock (ϕ_{SUB}) as the CPU operating clock when watch mode is cleared. The resulting operation mode depends on the combination of other control bits and interrupt input.

Bit 3 LSON	Description	
0	The CPU operates on the system clock (ϕ)	(initial value)
1	The CPU operates on the subclock (ϕ_{SUB})	

Bit 2—Reserved

Bit 2 is reserved: it is always read as 1 and cannot be modified.

Bits 1 and 0—Active (Medium-Speed) Mode Clock Select (MA1, MA0)

Bits 1 and 0 choose $\phi_{osc}/128$, $\phi_{osc}/64$, $\phi_{osc}/32$, or $\phi_{osc}/16$ as the operating clock in active (medium-speed) mode and sleep (medium-speed) mode. MA1 and MA0 should be written in active (high-speed) mode or subactive mode.

Bit 1 MA1	Bit 0 MA0	Description	
0	0	φ _{osc} /16	
0	1	φ _{osc} /32	
1	0	φ _{osc} /64	
1	1	φ _{osc} /128	(initial value)

System Control Register 2 (SYSCR2)

Bit	7	6	5	4	3	2	1	0
				NESEL	DTON	MSON	SA1	SA0
Initial value	1	1	1	1	0	0	0	0
Read/Write		_		R/W	R/W	R/W	R/W	R/W

SYSCR2 is an 8-bit read/write register for power-down mode control.

Bits 7 to 5—Reserved

These bits are reserved; they are always read as 1, and cannot be modified.

Rev. 7.00 Mar 10, 2005 page 124 of 652 REJ09B0042-0700

Bit 4—Noise Elimination Sampling Frequency Select (NESEL)

This bit selects the frequency at which the watch clock signal (ϕ_W) generated by the subclock pulse generator is sampled, in relation to the oscillator clock (ϕ_{OSC}) generated by the system clock pulse generator. When $\phi_{OSC} = 2$ to 20 MHz, clear NESEL to 0.

Bit 4 NESEL	Description	
0	Sampling rate is $\phi_{OSC}/16$	
1	Sampling rate is $\phi_{OSC}/4$	(initial value)

Bit 3—Direct Transfer on Flag (DTON)

This bit designates whether or not to make direct transitions among active (high-speed), active (medium-speed) and subactive mode when a SLEEP instruction is executed. The mode to which the transition is made after the SLEEP instruction is executed depends on a combination of other control bits.

Bit 3 DTON	Description
0	When a SLEEP instruction is executed in active mode, (initial value) a transition is made to standby mode, watch mode, or sleep mode
	 When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode or subsleep mode
1	 When a SLEEP instruction is executed in active (high-speed) mode, a direct transition is made to active (medium-speed) mode if SSBY = 0, MSON = 1, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1
	 When a SLEEP instruction is executed in active (medium-speed) mode, a direct transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1
	 When a SLEEP instruction is executed in subactive mode, a direct transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 1

Bit 2—Medium Speed on Flag (MSON)

After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode.

Rev. 7.00 Mar 10, 2005 page 125 of 652 REJ09B0042-0700

Bit 2 MSON	Description	
0	Operation in active (high-speed) mode	(initial value)
1	Operation in active (medium-speed) mode	

Bits 1 and 0—Subactive Mode Clock Select (SA1, SA0)

These bits select the CPU clock rate ($\phi_W/2$, $\phi_W/4$, or $\phi_W/8$) in subactive mode. SA1 and SA0 cannot be modified in subactive mode.

Bit 1 SA1	Bit 0 SA0	Description	
0	0	φ _W /8	(initial value)
0	1	φ _W /4	
1	*	φ _W /2	

*: Don't care

5.2 Sleep Mode

5.2.1 Transition to Sleep Mode

1. Transition to sleep (high-speed) mode

The system goes from active mode to sleep (high-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON and DTON bits in SYSCR2 are cleared to 0. In sleep mode CPU operation is halted but the on-chip peripheral functions. CPU register contents are retained.

2. Transition to sleep (medium-speed) mode

The system goes from active mode to sleep (medium-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is cleared to 0. In sleep (medium-speed) mode, as in sleep (high-speed) mode, CPU operation is halted but the on-chip peripheral functions are operational. The clock frequency in sleep (medium-speed) mode is determined by the MA1 and MA0 bits in SYSCR1. CPU register contents are retained.

Furthermore, it sometimes acts with half state early timing at the time of transition to sleep (medium-speed) mode.

Rev. 7.00 Mar 10, 2005 page 126 of 652 REJ09B0042-0700

5.2.2 Clearing Sleep Mode

Sleep mode is cleared by any interrupt (timer A, timer C, timer F, timer G, asynchronous event counter, IRQAEC, IRQ₄, IRQ₃, IRQ₁, IRQ₀, WKP₇ to WKP₀, SCI3, A/D converter), or by input at the $\overline{\text{RES}}$ pin.

• Clearing by interrupt

When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. A transition is made from sleep (high-speed) mode to active (high-speed) mode, or from sleep (medium-speed) mode to active (medium-speed) mode. Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the particular interrupt is disabled in the interrupt enable register.

To synchronize the interrupt request signal with the system clock, up to $2/\phi(s)$ delay may occur after the interrupt request signal occurrence, before the interrupt exception handling start.

• Clearing by RES input

When the $\overline{\text{RES}}$ pin goes low, the CPU goes into the reset state and sleep mode is cleared.

5.2.3 Clock Frequency in Sleep (Medium-Speed) Mode

Operation in sleep (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1.

Rev. 7.00 Mar 10, 2005 page 127 of 652 REJ09B0042-0700

5.3 Standby Mode

5.3.1 Transition to Standby Mode

The system goes from active mode to standby mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and bit TMA3 in TMA is cleared to 0. In standby mode the clock pulse generator stops, so the CPU and on-chip peripheral modules stop functioning, but as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be further retained down to a minimum RAM data retention voltage. The I/O ports go to the high-impedance state. Port 5 of the HD64F38024 retains the previous pin state.

5.3.2 Clearing Standby Mode

Standby mode is cleared by an interrupt (IRQ₁ or IRQ₀), WKP₇ to WKP₀ or by input at the $\overline{\text{RES}}$ pin.

• Clearing by interrupt

When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, a stable system clock signal is supplied to the entire chip, standby mode is cleared, and interrupt exception handling starts. Operation resumes in active (high-speed) mode if MSON = 0 in SYSCR2, or active (medium-speed) mode if MSON = 1. Standby mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

• Clearing by RES input

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. After the pulse generator output has stabilized, if the $\overline{\text{RES}}$ pin is driven high, the CPU starts reset exception handling. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin should be kept at the low level until the pulse generator output stabilizes.

5.3.3 Oscillator Stabilization Time after Standby Mode is Cleared

Bits STS2 to STS0 in SYSCR1 should be set as follows.

Note that stabilization times for the H8/38024, H8/38024S, and H8/38024R Group and for the H8/38124 Group are different.

Rev. 7.00 Mar 10, 2005 page 128 of 652 REJ09B0042-0700

• When a oscillator is used

The table below gives settings for various operating frequencies. Set bits STS2 to STS0 for a wait time at least as long as the oscillation stabilization time.

					(Unit: ms)
STS2	STS1	STS0	Wait Time	5 MHz	2 MHz
0	0	0	8,192 states	1.638	4.1
		1	16,384 states	3.277	8.2
	1	0	1,024 states	0.205	0.512
		1	2,048 states	0.410	1.024
1	0	0	4,096 states	0.819	2.048
		1	2 states (Use prohibited with other than external clock)	0.0004	0.001
	1	0	8 states	0.002	0.004
		1	16 states	0.003	0.008

Table 5.4(1)Clock Frequency and Stabilization Time (H8/38024, H8/38024S,
H8/38024R Group)

Table 5.4(2) Clock Frequency and Stabilization Time (H8/38124 Group)
--

STS1	STS0	Wait Time 8,192 states	5 MHz	2 MHz
0		8,192 states	4 000	
			1.638	4.1
1	1	16,384 states	3.277	8.2
	0	32,768 states	6.554	16.4
	1	65,536 states	13.108	32.8
0	0	131,072 states	26.216	65.5
	1	2 states (Use prohibited with other than external clock)	0.0004	0.001
1	0	8 states	0.002	0.004
	1	16 states	0.003	0.008
	0	$ \begin{array}{c} 1 \\ 0 \\ \hline 0 \\ \hline 1 \\ \hline 1 \\ \hline 1 \end{array} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0 32,768 states 6.554 1 65,536 states 13.108 0 131,072 states 26.216 1 2 states (Use prohibited with other than external clock) 0.0004 1 0 8 states 0.002

• When an external clock is used STS2 = 1, STS1 = 0, and STS0 = 1 should be set. Other values possible use, but CPU sometimes will start operation before wait time completion.

> Rev. 7.00 Mar 10, 2005 page 129 of 652 REJ09B0042-0700

• When the on-chip oscillator is used

8,192 states (STS2 = STS1 = STS0 = 0) is recommended if the on-chip oscillator is used on the H8/38124 Group.

5.3.4 Standby Mode Transition and Pin States

When a SLEEP instruction is executed in active (high-speed) mode or active (medium-speed) mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TMA3 is cleared to 0 in TMA, a transition is made to standby mode. At the same time, pins go to the high-impedance state (except pins for which the pull-up MOS is designated as on). Port 5 of the HD64F38024 retains the previous pin state. Figure 5.2 shows the timing in this case.




Figure 5.2 Standby Mode Transition and Pin States

Rev. 7.00 Mar 10, 2005 page 130 of 652 REJ09B0042-0700

5.3.5 Notes on External Input Signal Changes before/after Standby Mode

- When external input signal changes before/after standby mode or watch mode
 When an external input signal such as IRQ, WKP, or IRQAEC is input, both the high- and
 low-level widths of the signal must be at least two cycles of system clock φ or subclock φ_{SUB}
 (referred to together in this section as the internal clock). As the internal clock stops in
 standby mode and watch mode, the width of external input signals requires careful attention
 when a transition is made via these operating modes. Ensure that external input signals
 conform to the conditions stated in 3, Recommended timing of external input signals, below
- 2. When external input signals cannot be captured because internal clock stops

The case of falling edge capture is illustrated in figure 5.3.

As shown in the case marked "Capture not possible," when an external input signal falls immediately after a transition to active (high-speed or medium-speed) mode or subactive mode, after oscillation is started by an interrupt via a different signal, the external input signal cannot be captured if the high-level width at that point is less than 2 t_{cyc} or 2 t_{subcyc} .

3. Recommended timing of external input signals

To ensure dependable capture of an external input signal, high- and low-level signal widths of at least 2 t_{cyc} or 2 t_{subcyc} are necessary before a transition is made to standby mode or watch mode, as shown in "Capture possible: case 1" in figure 5.3.

External input signal capture is also possible with the timing shown in "Capture possible: case 2" and "Capture possible: case 3" in figure 5.3, in which a 2 t_{cyc} or 2 t_{subcyc} level width is secured.

Rev. 7.00 Mar 10, 2005 page 131 of 652 REJ09B0042-0700




Figure 5.3 External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode

4. Input pins to which these notes apply: \overline{IRQ}_4 , \overline{IRQ}_3 , \overline{IRQ}_1 , \overline{IRQ}_0 , \overline{WKP}_7 to \overline{WKP}_0 , IRQAEC, TMIC, TMIF, TMIG, \overline{ADTRG} .

5.4 Watch Mode

5.4.1 Transition to Watch Mode

The system goes from active or subactive mode to watch mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1.

In watch mode, operation of on-chip peripheral modules is halted except for timer A, timer F, timer G, AEC and the LCD controller/driver (for which operation or halting can be set) is halted. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules, are retained. I/O ports keep the same states as before the transition.

Rev. 7.00 Mar 10, 2005 page 132 of 652 REJ09B0042-0700

5.4.2 Clearing Watch Mode

Watch mode is cleared by an interrupt (timer A, timer F, timer G, IRQ0, or WKP7 to WKP0) or by input at the $\overline{\text{RES}}$ pin.

• Clearing by interrupt

When watch mode is cleared by interrupt, the mode to which a transition is made depends on the settings of LSON in SYSCR1 and MSON in SYSCR2. If both LSON and MSON are cleared to 0, transition is to active (high-speed) mode; if LSON = 0 and MSON = 1, transition is to active (medium-speed) mode; if LSON = 1, transition is to subactive mode. When the transition is to active mode, after the time set in SYSCR1 bits STS2 to STS0 has elapsed, a stable clock signal is supplied to the entire chip, watch mode is cleared, and interrupt exception handling starts. Watch mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

 Clearing by RES input Clearing by RES pin is the same as for standby mode; see 2. Clearing by RES pin in section 5.3.2, Clearing Standby Mode.

5.4.3 Oscillator StabilizationTime after Watch Mode is Cleared

The wait time is the same as for standby mode; see section 5.3.3, Oscillator Stabilization Time after Standby Mode is Cleared.

5.4.4 Notes on External Input Signal Changes before/after Watch Mode

See section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.

Rev. 7.00 Mar 10, 2005 page 133 of 652 REJ09B0042-0700

5.5 Subsleep Mode

5.5.1 Transition to Subsleep Mode

The system goes from subactive mode to subsleep mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is cleared to 0, LSON bit in SYSCR1 is set to 1, and TMA3 bit in TMA is set to 1. In subsleep mode, operation of on-chip peripheral modules other than the A/D converter and PWM is in active state. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

5.5.2 Clearing Subsleep Mode

Subsleep mode is cleared by an interrupt (timer A, timer C, timer F, timer G, asynchronous event counter, SCI3, IRQAEC, IRQ₄, IRQ₃, IRQ₁, IRQ₀, WKP₇ to WKP₀) or by a low input at the $\overline{\text{RES}}$ pin.

• Clearing by interrupt

When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. Subsleep mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

To synchronize the interrupt request signal with the system clock, up to $2/\phi_{SUB}(s)$ delay may occur after the interrupt request signal occurrence, before the interrupt exception handling start.

• Clearing by RES input

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see Clearing by $\overline{\text{RES}}$ pin in section 5.3.2, Clearing Standby Mode.

Rev. 7.00 Mar 10, 2005 page 134 of 652 REJ09B0042-0700

5.6 Subactive Mode

5.6.1 Transition to Subactive Mode

Subactive mode is entered from watch mode if a timer A, timer F, timer G, IRQ_0 , or WKP_7 to WKP_0 interrupt is requested while the LSON bit in SYSCR1 is set to 1. From subsleep mode, subactive mode is entered if a timer A, timer C, timer F, timer G, asynchronous event counter, SCI3, IRQAEC, IRQ_4 , IRQ_3 , IRQ_1 , IRQ_0 , or WKP_7 to WKP_0 interrupt is requested. A transition to subactive mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

5.6.2 Clearing Subactive Mode

Subactive mode is cleared by a SLEEP instruction or by a low input at the $\overline{\text{RES}}$ pin.

• Clearing by SLEEP instruction

If a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and TMA3 bit in TMA is set to 1, subactive mode is cleared and watch mode is entered. If a SLEEP instruction is executed while SSBY = 0 and LSON = 1 in SYSCR1 and TMA3 = 1 in TMA, subsleep mode is entered. Direct transfer to active mode is also possible; see section 5.8, Direct Transfer, below.

• Clearing by RES pin

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see Clearing by $\overline{\text{RES}}$ pin in section 5.3.2, Clearing Standby Mode.

5.6.3 Operating Frequency in Subactive Mode

The operating frequency in subactive mode is set in bits SA1 and SA0 in SYSCR2. The choices are $\phi_W/2$, $\phi_W/4$, and $\phi_W/8$.

Rev. 7.00 Mar 10, 2005 page 135 of 652 REJ09B0042-0700

Renesas

5.7 Active (Medium-Speed) Mode

5.7.1 Transition to Active (Medium-Speed) Mode

If the MSON bit in SYSCR2 is set to 1 while the LSON bit in SYSCR1 is cleared to 0, a transition to active (medium-speed) mode results from IRQ_0 , IRQ_1 or WKP_7 to WKP_0 interrupts in standby mode, timer A, timer F, timer G, IRQ_0 , or WKP_7 to WKP_0 interrupts in watch mode, or any interrupt in sleep mode. A transition to active (medium-speed) mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. Furthermore, it sometimes acts with half state early timing at the time of transition to active (medium-speed) mode.

5.7.2 Clearing Active (Medium-Speed) Mode

Active (medium-speed) mode is cleared by a SLEEP instruction.

• Clearing by SLEEP instruction

A transition to standby mode takes place if the SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and the TMA3 bit in TMA is cleared to 0. The system goes to watch mode if the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1 when a SLEEP instruction is executed.

When both SSBY and LSON are cleared to 0 in SYSCR1 and a SLEEP instruction is executed, sleep mode is entered. Direct transfer to active (high-speed) mode or to subactive mode is also possible. See section 5.8, Direct Transfer, below for details.

Clearing by RES pin

When the $\overline{\text{RES}}$ pin is driven low, a transition is made to the reset state and active (medium-speed) mode is cleared.

5.7.3 Operating Frequency in Active (Medium-Speed) Mode

Operation in active (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1.

Rev. 7.00 Mar 10, 2005 page 136 of 652 REJ09B0042-0700

5.8 Direct Transfer

5.8.1 Overview of Direct Transfer

The CPU can execute programs in three modes: active (high-speed) mode, active (medium-speed) mode, and subactive mode. A direct transfer is a transition among these three modes without the stopping of program execution. A direct transfer can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. After the mode transition, direct transfer interrupt exception handling starts.

If the direct transfer interrupt is disabled in interrupt enable register 2 (IENR2), a transition is made instead to sleep mode or watch mode. Note that if a direct transition is attempted while the I bit in CCR is set to 1, sleep mode or watch mode will be entered, and it will be impossible to clear the resulting mode by means of an interrupt.

- Direct transfer from active (high-speed) mode to active (medium-speed) mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (medium-speed) mode via sleep mode.
- Direct transfer from active (medium-speed) mode to active (high-speed) mode When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via sleep mode.
- Direct transfer from active (high-speed) mode to subactive mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode.
- Direct transfer from subactive mode to active (high-speed) mode When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is cleared to 0, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (high-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed.

Rev. 7.00 Mar 10, 2005 page 137 of 652 REJ09B0042-0700

• Direct transfer from active (medium-speed) mode to subactive mode

When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode.

Direct transfer from subactive mode to active (medium-speed) mode
 When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (medium-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed.

5.8.2 Direct Transition Times

1. Time for direct transition from active (high-speed) mode to active (medium-speed) mode

A direct transition from active (high-speed) mode to active (medium-speed) mode is performed by executing a SLEEP instruction in active (high-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bits MSON and DTON are both set to 1 in SYSCR2. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (1) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } • (tcyc before transition) + (number of interrupt exception handling execution states) • (tcyc after transition)

Example: Direct transition time = $(2 + 1) \cdot 2 \text{tosc} + 14 \cdot 16 \text{tosc} = 230 \text{tosc}$ (when $\phi/8$ is selected as the CPU operating clock)

.....(1)

[Legend]

tosc: OSC clock cycle time

tcyc: System clock (ϕ) cycle time

Rev. 7.00 Mar 10, 2005 page 138 of 652 REJ09B0042-0700

2. Time for direct transition from active (medium-speed) mode to active (high-speed) mode

A direct transition from active (medium-speed) mode to active (high-speed) mode is performed by executing a SLEEP instruction in active (medium-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (2) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } • (tcyc before transition) + (number of interrupt exception handling execution states) • (tcyc after transition)

Example: Direct transition time = $(2 + 1) \cdot 16$ tosc + $14 \cdot 2$ tosc = 76tosc (when $\phi/8$ is selected as the CPU operating clock)

[Legend] tosc: OSC clock cycle time tcyc: System clock (φ) cycle time

3. Time for direct transition from subactive mode to active (high-speed) mode

A direct transition from subactive mode to active (high-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (3) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal
processing states) } • (tsubcyc before transition) + { (wait time set in
STS2 to STS0) + (number of interrupt exception handling execution
states) } • (tcyc after transition)

Example: Direct transition time = $(2 + 1) \cdot 8tw + (8192 + 14) \cdot 2tosc = 24tw + 16412tosc$ (when $\frac{\psi}{8}$ is selected as the CPU operating clock, and wait time = 8192 states)

[Legend]

0 1	
tosc:	OSC clock cycle time
tw:	Watch clock cycle time
tcyc:	System clock (ϕ) cycle time
tsubcyc:	Subclock (ϕ_{SUB}) cycle time

Rev. 7.00 Mar 10, 2005 page 139 of 652 REJ09B0042-0700

4. Time for direct transition from subactive mode to active (medium-speed) mode

A direct transition from subactive mode to active (medium-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bits MSON and DTON are both set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (4) below.

Example: Direct transition time = $(2 + 1) \cdot 8tw + (8192 + 14) \cdot 16tosc = 24tw + 131296tosc$ (when $\frac{\phi}{8}$ or $\frac{\phi}{8}$ is selected as the CPU operating clock, and wait time = 8192 states)

[Legend]

tosc:	OSC clock cycle time
tw:	Watch clock cycle time
tcyc:	System clock (ϕ) cycle time
tsubcyc:	Subclock (ϕ_{SUB}) cycle time

5.8.3 Notes on External Input Signal Changes before/after Direct Transition

- Direct transition from active (high-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from active (medium-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (high-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (medium-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.

Rev. 7.00 Mar 10, 2005 page 140 of 652 REJ09B0042-0700

5.9 Module Standby Mode

5.9.1 Setting Module Standby Mode

Module standby mode is set for individual peripheral functions. All the on-chip peripheral modules can be placed in module standby mode. When a module enters module standby mode, the system clock supply to the module is stopped and operation of the module halts. This state is identical to standby mode.

Module standby mode is set for a particular module by setting the corresponding bit to 0 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

5.9.2 Clearing Module Standby Mode

Module standby mode is cleared for a particular module by setting the corresponding bit to 1 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

Following a reset, clock stop register 1 (CKSTPR1) and clock stop register 2 (CKSTPR2) are both initialized to HFF.

Register Name	Bit Name		Operation
CKSTPR1	TACKSTP	1	Timer A module standby mode is cleared
		0	Timer A is set to module standby mode
	TCCKSTP	1	Timer C module standby mode is cleared
		0	Timer C is set to module standby mode
	TFCKSTP	1	Timer F module standby mode is cleared
		0	Timer F is set to module standby mode
	TGCKSTP	1	Timer G module standby mode is cleared
		0	Timer G is set to module standby mode
	ADCKSTP	1	A/D converter module standby mode is cleared
		0	A/D converter is set to module standby mode
	S32CKSTP	1	SCI3 module standby mode is cleared
_		0	SCI3 is set to module standby mode

 Table 5.5
 Setting and Clearing Module Standby Mode by Clock Stop Register

Rev. 7.00 Mar 10, 2005 page 141 of 652 REJ09B0042-0700

Section 5 Pow	er-Down Modes
---------------	---------------

Register Name	Bit Name		Operation
CKSTPR2	LDCKSTP	1	LCD module standby mode is cleared
		0	LCD is set to module standby mode
	PW1CKSTP	1	PWM1 module standby mode is cleared
		0	PWM1 is set to module standby mode
	WDCKSTP	1	Watchdog timer module standby mode is cleared
		0	Watchdog timer is set to module standby mode
	AECKSTP	1	Asynchronous event counter module standby mode is cleared
		0	Asynchronous event counter is set to module standby mode
	PW2CKSTP	1	PWM2 module standby mode is cleared
		0	PWM2 is set to module standby mode
	LVDCKSTP*	1	LVD module standby mode is cleared
		0	LVD is set to module standby mode

Notes: For details of module operation, see the sections on the individual modules.

* LVDCKSTP is implemented on the H8/38124 group only.

Rev. 7.00 Mar 10, 2005 page 142 of 652 REJ09B0042-0700

Section 6 ROM

6.1 Overview

The H8/38024, H8/38024S, and H8/38124 have 32 Kbytes of on-chip mask ROM, the H8/38023, H8/38023S, and H8/38123 have 24 Kbytes, the H8/38022, H8/38022S, and H8/38122 have 16 Kbytes, the H8/38021, H8/38021S, and H8/38121 have 12 Kbytes, and the H8/38020, H8/38020S, and H8/38120 have 8 Kbytes. The ROM is connected to the CPU by a 16-bit data bus, allowing high-speed two-state access for both byte data and word data. The H8/38024 has a ZTAT version and F-ZTAT version with 32-Kbyte PROM and flash memory. F-ZTATTM versions of the H8/38124 and H8/38122 are available. The former has 32 Kbytes, and the latter 16 Kbytes, of flash memory.

6.1.1 Block Diagram

Figure 6.1 shows a block diagram of the on-chip ROM.




Figure 6.1 ROM Block Diagram (H8/38024)

Rev. 7.00 Mar 10, 2005 page 143 of 652 REJ09B0042-0700

6.2 H8/38024 PROM Mode

6.2.1 Setting to PROM Mode

If the on-chip ROM is PROM, setting the chip to PROM mode stops operation as a microcontroller and allows the PROM to be programmed in the same way as the standard HN27C101 EPROM. However, page programming is not supported. Table 6.1 shows how to set the chip to PROM mode.

Table 6.1Setting to PROM Mode

Pin Name	Setting
TEST	High level
PB ₀ /AN ₀	Low level
PB ₁ /AN ₁	
PB ₂ /AN ₂	High level

6.2.2 Socket Adapter Pin Arrangement and Memory Map

A standard PROM programmer can be used to program the PROM. A socket adapter is required for conversion to 32 pins.

Figure 6.2 shows the pin-to-pin wiring of the socket adapter. Figure 6.3 shows a memory map.

Rev. 7.00 Mar 10, 2005 page 144 of 652 REJ09B0042-0700

FP-80A, TFP-80C	FP-80B	Pin	Г	Pin	HN27C101 (32-pi
12	14	RES		VPP	1
21	23	P60		EO ₀	13
22	24	P61		EO1	14
23	25	P62		EO ₂	15
24	26	P63		EO3	17
25	27	P64		EO4	18
26	28	P65		EO₅	19
27	29	P66		EO6	20
28	30	P67		EO7	21
69	71	P40		EA ₀	12
70	72	P41		EA1	11
63	65	P32		EA ₂	10
64	66	P33		EA ₃	9
65	67	P34		EA4	8
66	68	P35		EA5	7
67	69	P36		EA ₆	6
68	70	P37		EA7	5
29	31	P70		EA8	27
72	74	P43		EA ₉	26
31	33	P72		EA10	23
32	34	P73		EA11	25
33	35	P74		EA ₁₂	4
34	36	P75		EA13	28
35	37	P76		EA ₁₄	29
57	59	P93		EA15	3
58	60	P94		EA ₁₆	2
36	38	P77		CE	22
30	32	P71		ŌĒ	24
56	58	P92		PGM	31
52	54	Vcc	_	Vcc	32
1	3	AVcc	I		
11	13	TEST	I		
75	77	PB2	I		
54	56	P90	I		
55	57	P91	I		
59	61	P95			
53	55	Vss	I		
8	10	Vss = AVss	 [Vss	16
6	8	X1	I		
73	75	PB0	I		
74	76	PB1			

Figure 6.2 Socket Adapter Pin Correspondence (with HN27C101)

Rev. 7.00 Mar 10, 2005 page 145 of 652 REJ09B0042-0700




Figure 6.3 H8/38024 Memory Map in PROM Mode

Rev. 7.00 Mar 10, 2005 page 146 of 652 REJ09B0042-0700

6.3 H8/38024 Programming

The write, verify, and other modes are selected as shown in table 6.2 in H8/38024 PROM mode.

	Pins							
Mode	CE	ŌĒ	PGM	V _{PP}	Vcc	EO ₇ to EO ₀	EA ₁₆ to EA ₀	
Write	L	Н	L	V_{PP}	Vcc	Data input	Address input	
Verify	L	L	Н	V_{PP}	V _{cc}	Data output	Address input	
Programming	L	L	L	V_{PP}	Vcc	High impedance	Address input	
disabled	L	Н	Н	_				
	Н	L	L	_				
	Н	Н	Н					

Table 6.2 Mode Selection in PROM Mode (H8/38024)

L: Low level H: High level

V_{PP}: V_{PP} level

Vcc: Vcc level

The specifications for writing and reading are identical to those for the standard HN27C101 EPROM. However, page programming is not supported, and so page programming mode must not be set. A PROM programmer that only supports page programming mode cannot be used. When selecting a PROM programmer, ensure that it supports high-speed, high-reliability byte-by-byte programming. Also, be sure to specify addresses from H'0000 to H'7FFF.

6.3.1 Writing and Verifying

An efficient, high-speed, high-reliability method is available for writing and verifying the PROM data. This method achieves high speed without voltage stress on the device and without lowering the reliability of written data. The basic flow of this high-speed, high-reliability programming method is shown in figure 6.4.

Rev. 7.00 Mar 10, 2005 page 147 of 652 REJ09B0042-0700

Renesas




Figure 6.4 High-Speed, High-Reliability Programming Flowchart

Rev. 7.00 Mar 10, 2005 page 148 of 652 REJ09B0042-0700

Tables 6.3 and 6.4 give the electrical characteristics in programming mode.

Table 6.3DC Characteristics

Conditions: $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

ltem		Symbol	Min	Тур	Max	Unit	Test Condition
Input high-level voltage	EO_7 to EO_0 , EA_{16} to EA_0 , \overline{OE} , \overline{CE} , \overline{PGM}	V _{IH}	2.4	_	V _{CC} + 0.3	V	
Input low- level voltage	$\begin{array}{c} EO_7 \text{ to } EO_0, \\ EA_{16} \text{ to } EA_0, \\ \overline{OE}, \ \overline{CE}, \ \overline{PGM} \end{array}$	VIL	-0.3		0.8	V	
Output high-level voltage	EO ₇ to EO ₀	V _{OH}	2.4	—	_	V	I _{OH} = -200 μA
Output low-level voltage	EO ₇ to EO ₀	V _{OL}	—	—	0.45	V	I _{OL} = 0.8 mA
Input leakage current	$\begin{array}{c} EO_7 \text{ to } EO_0, \\ EA_{16} \text{ to } EA_0, \\ \overline{OE}, \ \overline{CE}, \ \overline{PGM} \end{array}$	lu	—		2	μA	V _{in} = 5.25 V/ 0.5 V
V _{CC} current		I _{CC}	_		40	mA	
V _{PP} current		I _{PP}			40	mA	

Rev. 7.00 Mar 10, 2005 page 149 of 652 REJ09B0042-0700

Table 6.4AC Characteristics

Conditions: $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Address setup time	t _{AS}	2	_	_	μs	Figure 6.5 ^{*1}
OE setup time	t _{OES}	2	_	_	μs	
Data setup time	t _{DS}	2	_	_	μs	
Address hold time	t _{AH}	0	_	_	μs	
Data hold time	t _{DH}	2	_	_	μs	
Data output disable time	t _{DF} ^{*2}	_	_	130	ns	
V _{PP} setup time	t _{VPS}	2	_	_	μs	
Programming pulse width	t _{PW}	0.19	0.20	0.21	ms	
PGM pulse width for overwrite programming	t _{OPW} *3	0.19	_	5.25	ms	
CE setup time	t _{CES}	2	_	_	μs	
V _{CC} setup time	t _{VCS}	2	_	_	μs	
Data output delay time	t _{OE}	0	—	200	ns	

Notes: 1. Input pulse level: 0.45 V to 2.4 V

read.

3. t_{OPW} is defined by the value given in figure 6.4, High-Speed, High-Reliability Programming Flow Chart.

Rev. 7.00 Mar 10, 2005 page 150 of 652 REJ09B0042-0700




Figure 6.5 shows a PROM write/verify timing diagram.

Figure 6.5 PROM Write/Verify Timing

Rev. 7.00 Mar 10, 2005 page 151 of 652 REJ09B0042-0700

6.3.2 Programming Precautions

• Use the specified programming voltage and timing.

The programming voltage in PROM mode (V_{PP}) is 12.5 V. Use of a higher voltage can permanently damage the chip. Be especially careful with respect to PROM programmer overshoot.

Setting the PROM programmer to Renesas (former Hitachi) specifications for the HN27C101 will result in correct V_{PP} of 12.5 V.

- Make sure the index marks on the PROM programmer socket, socket adapter, and chip are properly aligned. If they are not, the chip may be destroyed by excessive current flow. Before programming, be sure that the chip is properly mounted in the PROM programmer.
- Avoid touching the socket adapter or chip while programming, since this may cause contact faults and write errors.
- Take care when setting the programming mode, as page programming is not supported.
- When programming with a PROM programmer, be sure to specify addresses from H'0000 to H'7FFF. If programming is inadvertently performed from H'8000 onward, it may not be possible to continue PROM programming and verification. When programming, H'FF should be set as the data in address area H'8000 to H'1FFFF.

Rev. 7.00 Mar 10, 2005 page 152 of 652 REJ09B0042-0700

6.4 Reliability of Programmed Data

A highly effective way to improve data retention characteristics is to bake the programmed chips at 150°C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure.

Figure 6.6 shows the recommended screening procedure.




Figure 6.6 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is in use, stop programming and check the PROM programmer and socket adapter for defects. Please inform Renesas Technology of any abnormal conditions noted during or after programming or in screening of program data after high-temperature baking.

Rev. 7.00 Mar 10, 2005 page 153 of 652 REJ09B0042-0700

6.5 Flash Memory Overview

6.5.1 Features

The features of the 32-Kbyte or 16-Kbyte flash memory built into the flash memory versions are summarized below.

- Programming/erase methods
 - The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. On the HD64F38024, HD64F38024R, and HD64F38124 the flash memory is configured as follows: 1 Kbyte × 4 blocks, 28 Kbytes × 1 block. On the HD64F38122 the flash memory is configured as follows: 1 Kbyte × 4 blocks, 12 Kbytes × 1 block. To erase the entire flash memory, each block must be erased in turn.
- Reprogramming capability
 - The HD64F38024R, HD64F38124, and HD64F38122 can be reprogrammed up to 1,000 times and the HD64F38024 up to 100 times.
- On-board programming
 - On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed.
- Programmer mode
 - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
 - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.
- Programming/erasing protection
 - Sets software protection against flash memory programming/erasing.
- Power-down mode
 - The power supply circuit is partly halted in the subactive mode and can be read in the power-down mode.
- Note: The system clock oscillator must be used when programming or erasing the flash memory of the HD64F38124 and HD64F38122.

Rev. 7.00 Mar 10, 2005 page 154 of 652 REJ09B0042-0700

6.5.2 Block Diagram




Figure 6.7 Block Diagram of Flash Memory

Rev. 7.00 Mar 10, 2005 page 155 of 652 REJ09B0042-0700

6.5.3 Block Configuration

Figure 6.8 shows the block configuration of the flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. In versions with 32 Kbytes of flash memory, the flash memory is divided into 1 Kbyte \times 4 blocks and 28 Kbytes \times 1 block. In versions with 16 Kbytes of flash memory, the flash memory is divided into 1 Kbyte \times 4 blocks and 12 Kbytes \times 1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.

Γ	H'0000	H'0001	H'0002	← Programming unit: 128 bytes →	H'007F
Erase unit	H'0080	H'0081	H'0082		H'00FF
1 Kbyte					
	H'0380	H'0381	H'0382		H'03FF
Γ	H'0400	H'0401	H'0402	← Programming unit: 128 bytes →	H'047F
Erase unit	H'0480	H'0481	H'0482		H'04FF
1 Kbyte					
-	1 110 700	1110704	110700		
ŀ	H'0780	H'0781	H'0782		H'07FF
ļ	H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'087F
Erase unit	H'0880	H'0881	H'0882		H'08FF
1 Kbyte					
-	H'0B80	H'0B81	H'0B82		H'0BFF
ŀ	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
Erase unit	H'0C80	H'0C81	H'0C82	5 5 <i>5</i>	H'0CFF
1 Kbyte					
[H'0F80	H'0F81	H'0F82		H'0FFF
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
28 Kbytes			, , , , , , , , , , , , , , , , , , ,		
-	H'7F80	H'7F81	H'7F82		H'7FFF

Figure 6.8(1) Block Configuration of 32-Kbyte Flash Memory

Rev. 7.00 Mar 10, 2005 page 156 of 652 REJ09B0042-0700

	H'0000	H'0001	H'0002	🕶 Programming unit: 128 bytes 🔶	H'007F
Erase unit	H'0080	H'0081	H'0082		H'00FF
1 Kbyte					
	H'0380	H'0381	H'0382		H'03FF
	H'0400	H'0401	H'0402	🗕 Programming unit: 128 bytes 🔶	H'047F
Erase unit	H'0480	H'0481	H'0482		H'04FF
1 Kbyte					
ŀ	H'0780	H'0781	H'0782		H'07FF
F	H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'087F
Erase unit	H'0880	H'0881	H'0882		H'08FF
1 Kbyte					
-	H'0B80	H'0B81	H'0B82		H'0BFF
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
Erase unit	H'0C80	H'0C81	H'0C82		H'0CFF
1 Kbyte					
-	H'0F80	H'0F81	H'0F82		H'0FFF
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
12 Kbytes					
	H'3F80	H'3F81	H'3F82		H'3FFF

Figure 6.8(2) Block Configuration of 16-Kbyte Flash Memory

Rev. 7.00 Mar 10, 2005 page 157 of 652 REJ09B0042-0700

6.5.4 Register Configuration

Table 6.5 lists the register configuration to control the flash memory when the built in flash memory is effective.

Table 6.5Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address
Flash memory control register 1	FLMCR1	R/W	H'00	H'F020
Flash memory control register 2	FLMCR2	R	H'00	H'F021
Flash memory power control register	FLPWCR	R/W	H'00	H'F022
Erase block register	EBR	R/W	H'00	H'F023
Flash memory enable register	FENR	R/W	H'00	H'F02B

Note: FLMCR1, FLMCR2, FLPWCR, EBR, and FENR are 8 bit registers. Only byte access is enabled which are two-state access. These registers are dedicated to the product in which flash memory is included. The product in which PROM or ROM is included does not have these registers. When the corresponding address is read in these products, the value is undefined. A write is disabled.

6.6 Descriptions of Registers of the Flash Memory

Bit	7	6	5	4	3	2	1	0
		SWE	ESU	PSU	EV	PV	E	Р
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	R/W						

6.6.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 6.8, Flash Memory Programming/Erasing. By setting this register, the flash memory enters program mode, erase mode, program-verify mode, or erase-verify mode. Read the data in the state that bits 6 to 0 of this register are cleared when using flash memory as normal built-in ROM.

Bit 7—Reserved

This bit is always read as 0 and cannot be modified.

Rev. 7.00 Mar 10, 2005 page 158 of 652 REJ09B0042-0700

Bit 6—Software Write Enable (SWE)

This bit is to set enabling/disabling of programming/enabling of flash memory (set when bits 5 to 0 and the EBR register are to be set).

Bit 6 SWE	Description
0	Programming/erasing is disabled. Other FLMCR1 register bits and all EBR bits cannot be set. (initial value)
1	Flash memory programming/erasing is enabled.

Bit 5—Erase Setup (ESU)

This bit is to prepare for changing to erase mode. Set this bit to 1 before setting the E bit to 1 in FLMCR1 (do not set SWE, PSU, EV, PV, E, and P bits at the same time).

Bit 5 ESU	Description	
0	The erase setup state is cancelled	(initial value)
1	The flash memory changes to the erase setup state. Set this bit the E bit to 1 in FLMCR1.	t to 1 before setting

Bit 4—Program Setup (PSU)

This bit is to prepare for changing to program mode. Set this bit to 1 before setting the P bit to 1 in FLMCR1 (do not set SWE, ESU, EV, PV, E, and P bits at the same time).

Bit 4 PSU	Description	
0	The program setup state is cancelled	(initial value)
1	The flash memory changes to the program setup state. Set this bit setting the P bit to 1 in FLMCR1.	to 1 before

Bit 3—Erase-Verify (EV)

This bit is to set changing to or cancelling erase-verify mode (do not set SWE, ESU, PSU, PV, E, and P bits at the same time).

Rev. 7.00 Mar 10, 2005 page 159 of 652 REJ09B0042-0700

Bit 3 EV	Description	
0	Erase-verify mode is cancelled	(initial value)
1	The flash memory changes to erase-verify mode	

Bit 2—Program-Verify (PV)

This bit is to set changing to or cancelling program-verify mode (do not set SWE, ESU, PSU, EV, E, and P bits at the same time).

Bit 2 PV	Description	
0	Program-verify mode is cancelled	(initial value)
1	The flash memory changes to program-verify mode	

Bit 1—Erase (E)

This bit is to set changing to or cancelling erase mode (do not set SWE, ESU, PSU, EV, PV, and P bits at the same time).

Bit	1
-----	---

E	Description	
0	Erase mode is cancelled	(initial value)
1	When this bit is set to 1, while the SWE = 1 and ESU = 1, the flash changes to erase mode.	memory

Bit 0—Program (P)

This bit is to set changing to or cancelling program mode (do not set SWE, ESU, PSU, EV, PV, and E bits at the same time).

Bit 0 P	Description	
0	Program mode is cancelled	(initial value)
1	When this bit is set to 1, while the SWE = 1 and PSU = 1, the flash changes to program mode.	n memory

Rev. 7.00 Mar 10, 2005 page 160 of 652 REJ09B0042-0700

	-		-					
Bit	7	6	5	4	3	2	1	0
	FLER			—		—	—	—
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	_	_	_	_	_	_	_

6.6.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit 7—Flash Memory Error (FLER)

This bit is set when the flash memory detects an error and goes to the error-protection state during programming or erasing to the flash memory. See section 6.9.3, Error Protection, for details.

Bit 7 FLER	Description	
0	The flash memory operates normally.	(initial value)
1	Indicates that an error has occurred during an operation on fla (programming or erasing).	ash memory

Bits 6 to 0—Reserved

These bits are always read as 0 and cannot be modified.

Rev. 7.00 Mar 10, 2005 page 161 of 652 REJ09B0042-0700

Bit	7	6	5	4	3	2	1	0
	_	—	_	EB4	EB3	EB2	EB1	EB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	—	—	R/W	R/W	R/W	R/W	R/W

6.6.3 Erase Block Register (EBR)

EBR specifies the flash memory erase area block. EBR is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR to be automatically cleared to 0. When each bit is set to 1 in EBR, the corresponding block can be erased. Other blocks change to the erase-protection state. See table 6.6 for the method of dividing blocks of the flash memory. When the whole bits are to be erased, erase them in turn in unit of a block.

EBR	Bit Name	Block (Size)	Address
0	EB0	EB0 (1 Kbyte)	H'0000 to H'03FF
1	EB1	EB1 (1 Kbyte)	H'0400 to H'07FF
2	EB2	EB2 (1 Kbyte)	H'0800 to H'0BFF
3	EB3	EB3 (1 Kbyte)	H'0C00 to H'0FFF
4	EB4	EB4 (12 Kbytes)	H'1000 to H'3FFF (HD64F38122)
		EB4 (28 Kbytes)	H'1000 to H'7FFF (HD64F38124, HD64F38024, HD64F38024R)

Table 6.6Division of Blocks to Be Erased

6.6.4 Flash Memory Power Control Register (FLPWCR)

Bit	7	6	5	4	3	2	1	0
	PDWND		—	_	_	_	_	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	_	_	_	_	_	_	_

FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. The power supply circuit can be read in the subactive mode, although it is partly halted in the power-down mode.

Rev. 7.00 Mar 10, 2005 page 162 of 652 REJ09B0042-0700

Bit 7—Power-down Disable (PDWND)

This bit selects the power-down mode of the flash memory when a transition to the subactive mode is made.

Bit 7 PDWND	Description
0	When this bit is 0 and a transition is made to the subactive mode, the flash memory enters the power-down mode. (initial value)
1	When this bit is 1, the flash memory remains in the normal mode even after a transition is made to the subactive mode.

Bits 6 to 0-Reserved

These bits are always read as 0 and cannot be modified.

6.6.5 Flash Memory Enable Register (FENR)

Bit	7	6	5	4	3	2	1	0
	FLSHE				_			—
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	—	—	—	—	—	—	—

FENR controls CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR, and FLPWCR.

Bit 7—Flash Memory Control Register Enable (FLSHE)

This bit controls access to the flash memory control registers.

Bit 7 FLSHE	Description	
0	Flash memory control registers cannot be accessed	(initial value)
1	Flash memory control registers can be accessed	

Bits 6 to 0—Reserved

These bits are always read as 0 and cannot be modified.

Rev. 7.00 Mar 10, 2005 page 163 of 652 REJ09B0042-0700

6.7 On-Board Programming Modes

There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, the series of HD64F38024, HD64F38024R, HD64F38124, and HD64F38122 changes to a mode depending on the TEST pin settings, P95 pin settings, and input level of each port, as shown in table 6.7. The input level of each pin must be defined four states before the reset ends.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user.

TEST	P95	P34	PB0	PB1	PB2	LSI State after Reset End
0	1	Х	Х	Х	Х	User Mode
0	0	1	Х	Х	Х	Boot Mode
1	Х	Х	0	0	0	Programmer Mode

Table 6.7	Setting	Programming	Modes
-----------	---------	-------------	-------

X: Don't care

6.7.1 Boot Mode

Table 6.8 shows the boot mode operations between reset end and branching to the programming control program.

- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing.
- 2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity. The inversion function of TXD and RXD pins by the SPCR register is set to "Not to be inverted," so do not put the circuit for inverting a value between the host and this LSI.

Rev. 7.00 Mar 10, 2005 page 164 of 652 REJ09B0042-0700

- 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RXD pin high. The RXD and TXD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period.
- 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 6.9.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'F780 to H'FEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
- 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
- Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the TEST pin and P95 pin. Boot mode is also cleared when a WDT overflow occurs.
- 8. Do not change the TEST pin and P95 pin input levels in boot mode.

Rev. 7.00 Mar 10, 2005 page 165 of 652 REJ09B0042-0700




Table 6.8Boot Mode Operation

Table 6.9 Oscillating Frequencies (f_{OSC}) for which Automatic Adjustment of LSI Bit Rate Is Possible

Product Group	Host Bit Rate	Oscillating Frequencies (f _{osc}) Range of LSI
F-ZTAT version of H8/38024 Group and F-ZTAT version of H8/38024R Group	4,800 bps	8 to 10 MHz
	2,400 bps	4 to 10 MHz
	1,200 bps	2 to 10 MHz
F-ZTAT version of	19,200 bps	16 to 20 MHz
H8/38124 Group	9,600 bps	8 to 20 MHz
	4,800 bps	6 to 20 MHz
	2,400 bps	2 to 20 MHz
	1,200 bps	2 to 20 MHz

Rev. 7.00 Mar 10, 2005 page 166 of 652 REJ09B0042-0700

6.7.2 Programming/Erasing in User Program Mode

The term user mode refers to the status when a user program is being executed. On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as in boot mode. Figure 6.9 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing.




Figure 6.9 Programming/Erasing Flowchart Example in User Program Mode

Rev. 7.00 Mar 10, 2005 page 167 of 652 REJ09B0042-0700

6.7.3 Notes on On-Board Programming

- 1. You must use the system clock oscillator when programming or erasing flash memory on the H8/38124 Group. The on-chip oscillator should not be used for programming or erasing flash memory. See section 4.2, On-Chip Oscillator Selection Method, for information on switching between the system clock oscillator and the on-chip oscillator.
- 2. On the H8/38124 Group the watchdog timer operates after a reset is canceled. When executing a program prepared by the user that performs programming and erasing in the user mode, the watchdog timer's overflow cycle should be set to an appropriate value. Refer to section 6.8.1, Program/Program-Verify, for information on the appropriate watchdog timer overflow cycle for programming, and refer to section 6.8.2, Erase/Erase-Verify, for information on the appropriate watchdog timer overflow cycle for erasing.

6.8 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 6.8.1, Program/Program-Verify and section 6.8.2, Erase/Erase-Verify, respectively.

6.8.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 6.10 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform

Rev. 7.00 Mar 10, 2005 page 168 of 652 REJ09B0042-0700

reprogramming data computation according to table 6.10, and additional programming data computation according to table 6.11.

4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.


Do not use RTS instruction from data transfer to setting P bit to 1. (This does not apply to the HD64F38124 and HD64F38122.)

- 5. The time during which the P bit is set to 1 is the programming time. Figure 6.12 shows the allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed.

Do not use RTS instruction from dummy write to verify data read. (This does not apply to the HD64F38124 and HD64F38122.)

8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000.

Rev. 7.00 Mar 10, 2005 page 169 of 652 REJ09B0042-0700





Rev. 7.00 Mar 10, 2005 page 170 of 652 REJ09B0042-0700

Program Data	Verify Data	Reprogram Data	Comments
0	0	1	Programming completed
0	1	0	Reprogram bit
1	0	1	—
1	1	1	Remains in erased state

 Table 6.10
 Reprogram Data Computation Table

Table 6.11 Additional-Program Data Computation Table

Reprogram Data	Verify Data	Additional-Program Data	Comments
0	0	0	Additional-program bit
0	1	1	No additional programming
1	0	1	No additional programming
1	1	1	No additional programming

Table 6.12Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments	
1 to 6	30	10		
7 to 1,000	200	_		

Note: Time shown in μ s.

Rev. 7.00 Mar 10, 2005 page 171 of 652 REJ09B0042-0700

6.8.2 Erase/Erase-Verify

When erasing flash memory, the erase/erase-verify flowchart shown in figure 6.11 should be followed.

- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed.

Do not use RTS instruction from dummy write to verify data read. (This does not apply to the HD64F38124 and HD64F38122.)

6. If the read data is not erased successfully, set erase mode again, and repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

6.8.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
- 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.

Rev. 7.00 Mar 10, 2005 page 172 of 652 REJ09B0042-0700




Figure 6.11 Erase/Erase-Verify Flowchart

Rev. 7.00 Mar 10, 2005 page 173 of 652 REJ09B0042-0700

6.9 Program/Erase Protection

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

6.9.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, watch mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register (EBR) are initialized. In a reset via the $\overline{\text{RES}}$ pin, the reset state is not entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the AC Characteristics section.

6.9.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register (EBR), erase protection can be set for individual blocks. When EBR is set to H'00, erase protection is set for all blocks.

Rev. 7.00 Mar 10, 2005 page 174 of 652 REJ09B0042-0700

6.9.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode. Error protection can be cleared only by a power-on reset.

6.10 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip Renesas Technology (former Hitachi Ltd.) 64-Kbyte flash memory (F-ZTAT64V3). A 10-MHz input clock is required. For the conditions for transition to programmer mode, see table 6.7.

6.10.1 Socket Adapter

The socket adapter converts the pin allocation of the HD64F38024, HD64F38024R, HD64F38124, and HD64F38122 to that of the discrete flash memory HN28F101. The address of the on-chip flash memory is H'0000 to H'7FFF. Figure 6.12(1) shows a socket-adapter-pin correspondence diagram of the HD64F38024 and HD64F38024R. Figure 6.12(2) shows a socket-adapter-pin correspondence diagram of the HD64F38124 and HD64F38122.

Rev. 7.00 Mar 10, 2005 page 175 of 652 REJ09B0042-0700

6.10.2 Programmer Mode Commands

The following commands are supported in programmer mode.

- Memory Read Mode
- Auto-Program Mode
- Auto-Erase Mode
- Status Read Mode

Status polling is used for auto-programming, auto-erasing, and status read modes. In status read mode, detailed internal information is output after the execution of auto-programming or auto-erasing. Table 6.13 shows the sequence of each command. In auto-programming mode, 129 cycles are required since 128 bytes are written at the same time. In memory read mode, the number of cycles depends on the number of address write cycles (n).

Table 6.13 Command Sequence in Programmer Mode

	Number	er 1st Cycle			2nd Cycle		
Command Name	of Cycles	Mode	Address	Data	Mode	Address	Data
Memory read	1 + n	Write	Х	H'00	Read	RA	Dout
Auto-program	129	Write	Х	H'40	Write	WA	Din
Auto-erase	2	Write	Х	H'20	Write	Х	H'20
Status read	2	Write	Х	H'71	Write	Х	H'71

n: the number of address write cycles


Rev. 7.00 Mar 10, 2005 page 176 of 652 REJ09B0042-0700

Pin	38024, HD64F		Socket Adapter (Conversion to	HN28F10	1 (32 Pins)
FP-80A	FP-80B	Pin Name	` 32-Pin	Pin Name	Pin No.
TFP-80C			Arrangement)		
				FWE	1
30	32	P71		A9	26
		677		A16	2
36	38	P77		A15	3
56	58	P92		- WE	31
21	23	P60		I/O0	13
22	24	P61		- I/O1	14
23	25	P62		I/O2	15
24 25	26 27	P63 P64		- I/O3	17
				- I/O4	18
26	28	P65		- I/O5	19 20
27	29	P66		- I/O6	
28 69	30 71	P67 P40		- I/O7 - A0	21 12
69 70	71	P40 P41		A0 A1	12
63	65	P41 P32		A1 A2	10
63	66	P32 P33		A2 A3	9
65	67	P34		A3 A4	8
66	68	P34 P35		A4 A5	8 7
67	69	P36		A5 A6	6
68	70	P37		A0 A7	5
29	31	P70		A7 A8	27
71	73	P42		- OE	24
31	33	P72		A10	23
32	34	P73		A11	25
33	35	P74		A12	4
34	36	P75		A13	28
35	37	P76		A14	29
72	74	P43		CE	22
52	54	Vcc		Vcc	32
1	3	AVcc		Vss	16
6	8	X1			
11	13	TEST			
51	53	V1	+	[Legend]	
52	54	Vcc		FWE:	Flash-write enable
58	60	P94			Data input/output
59	61	P95		A16 to A0:	Address input
8	10	Vss	⊢	CE: OE:	Chip enable Output enable
53	55	Vss	÷	WE:	Write enable
73	75	PB0	∔ i	·· - ·	
74	76	PB1		Note: The os	cillation frequency
75	77	PB2			oscillator circuit
10, 9	12, 11	OSC1, OSC2	Oscillator circuit	should	be 10 MHz.
12	14	RES	Power-on reset circuit		

Figure 6.12(1) Socket Adapter Pin Correspondence Diagram (HD64F38024, HD64F38024R)

Rev. 7.00 Mar 10, 2005 page 177 of 652 REJ09B0042-0700

HD64F38124, HD	64F38122	l i	Socket Adapter	÷			
Pin No.		l i	(Conversion to 32-Pin	÷	HN28F10	1 (32 Pins)	
FP-80A TFP-80C	Pin Name		Arrangement)	ł	Pin Name	Pin No.	
		:		÷	FWE	1	
30	P71	H		÷	A9	26	
		11		÷	A16	2	
36	P77	H		÷	A15	3	
56	P92	<u> </u>		÷	WE	31	
21	P60	H		÷	I/O0	13	
22	P61	H		÷	I/01	14	
23	P62	H		÷	I/O2	15	
24	P63	L i		÷	I/O3	17	
25	P64	H			I/O4	18	
26	P65	H		÷	I/O5	19	
27	P66			ļ	I/O6	20	
28	P67			ł	I/07	21	
69	P40			÷	A0	12	
70	P41	H		÷	A1	11	
63	P32	H		÷	A2	10	
64	P33	H		;	A3	9	
65	P34	<u> </u>		ł	A4	8	
66	P35			ł	A5	7	
67	P36	H		÷	A6	6	
68	P37				A7	5	
29	P70	H		ļ	A8	27	
71	P42	H		÷	ŌĒ	24	
31	P72	H		i	A10	23	
32	P73	H		÷	A11	25	
33	P74	H		÷	A12	4	
34	P75	H		÷	A13	28	
35	P76	H		÷	A14	29	
72	P43	H		ł	CE	22	
52	Vcc	H	+	÷	Vcc	32	
1	AVcc	H	— † r-	ł	Vss	16	
6	X1	H	 	ł			
11	TEST	H		i	[Legend]		
51	V1	H		÷	FWE:	Flash-write e	
52	Vcc	H		i	I/O7 to I/O0:		
58	P94	H	†	÷	CE:	Address inpu Chip enable	L
4, 59	CVcc, P95	H		i.	OE:	Output enabl	е
8	Vss	H	+	ł	WE:	Write enable	
53	Vss	H	†	ł	Nata, The	Illation for	
73	PB0	H	+	i	Note: The os of the o	scillation frequ	ency it
74	PB1	H		ł		be 10 MHz.	
75	PB2	H		i			
10,9	OSC1,OSC2	H	Oscillator circuit	ł			
12	RES	Ħ	Power-on reset circuit	ł			
Other than the above	(OPEN)		. soor on our				



Rev. 7.00 Mar 10, 2005 page 178 of 652 REJ09B0042-0700

6.10.3 Memory Read Mode

- 1. After completion of auto-program/auto-erase/status read operations, a transition is made to the command wait state. When reading memory contents, a transition to memory read mode must first be made with a command write, after which the memory contents are read. Once memory read mode has been entered, consecutive reads can be performed.
- 2. In memory read mode, command writes can be performed in the same way as in the command wait state.
- 3. After powering on, memory read mode is entered.
- 4. Tables 6.14 to 6.16 show the AC characteristics.

Table 6.14 AC Characteristics in Transition to Memory Read Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20	_	μs	Figure 6.13
CE hold time	t _{ceh}	0		ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	—	ns	
Write pulse width	t _{wep}	70	—	ns	
WE rise time	t _r		30	ns	
WE fall time	t _f	_	30	ns	




Figure 6.13 Timing Waveforms for Memory Read after Memory Write

Rev. 7.00 Mar 10, 2005 page 179 of 652 REJ09B0042-0700

Table 6.15 AC Characteristics in Transition from Memory Read Mode to Another Mode

Conditions: V_{CC} = 3.3 V ±0.3 V, V_{SS} = 0 V, T_a = 25°C ±5°C

ltem	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20	_	μs	Figure 6.14
CE hold time	t _{ceh}	0	_	ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	_	ns	
Write pulse width	t _{wep}	70	_	ns	
WE rise time	tr	_	30	ns	
WE fall time	t _f	_	30	ns	




Figure 6.14 Timing Waveforms in Transition from Memory Read Mode to Another Mode

Rev. 7.00 Mar 10, 2005 page 180 of 652 REJ09B0042-0700

Table 6.16 AC Characteristics in Memory Read Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

ltem	Symbol	Min	Max	Unit	Notes
Access time	t _{acc}	_	20	μs	Figure 6.15
CE output delay time	t _{ce}	—	150	ns	Figure 6.16
OE output delay time	t _{oe}	—	150	ns	
Output disable delay time	t _{df}	_	100	ns	
Data output hold time	t _{oh}	5	_	ns	




Figure 6.15 CE and OE Enable State Read Timing Waveforms




Figure 6.16 \overline{CE} and \overline{OE} Clock System Read Timing Waveforms

Rev. 7.00 Mar 10, 2005 page 181 of 652 REJ09B0042-0700

6.10.4 Auto-Program Mode


- 1. When reprogramming previously programmed addresses, perform auto-erasing before autoprogramming.
- 2. Perform auto-programming once only on the same address block. It is not possible to program an address block that has already been programmed.
- 3. In auto-program mode, 128 bytes are programmed simultaneously. This should be carried out by executing 128 consecutive byte transfers. A 128-byte data transfer is necessary even when programming fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 4. The lower 7 bits of the transfer address must be low. If a value other than an effective address is input, processing will switch to a memory write operation but a write error will be flagged.
- 5. Memory address transfer is performed in the second cycle (figure 6.17). Do not perform transfer after the third cycle.
- 6. Do not perform a command write during a programming operation.
- 7. Perform one auto-program operation for a 128-byte block for each address. Two or more additional programming operations cannot be performed on a previously programmed address block.
- 8. Confirm normal end of auto-programming by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-program operation end decision pin).
- Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE.
- 10. Table 6.17 shows the AC characteristics.


Rev. 7.00 Mar 10, 2005 page 182 of 652 REJ09B0042-0700

Table 6.17 AC Characteristics in Auto-Program Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20	_	μs	Figure 6.17
CE hold time	t _{ceh}	0	—	ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	—	ns	
Write pulse width	t _{wep}	70	—	ns	
Status polling start time	t _{wsts}	1	—	ms	
Status polling access time	t _{spa}	_	150	ns	
Address setup time	t _{as}	0	_	ns	
Address hold time	t _{ah}	60	—	ns	
Memory write time	t _{write}	1	3000	ms	
WE rise time	tr	_	30	ns	
WE fall time	t _f	_	30	ns	





Rev. 7.00 Mar 10, 2005 page 183 of 652 REJ09B0042-0700

6.10.5 Auto-Erase Mode

- 1. Auto-erase mode supports only entire memory erasing.
- 2. Do not perform a command write during auto-erasing.
- 3. Confirm normal end of auto-erasing by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-erase operation end decision pin).
- Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE.
- 5. Table 6.18 shows the AC characteristics.

Table 6.18 AC Characteristics in Auto-Erase Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20	_	μs	Figure 6.18
CE hold time	t _{ceh}	0	_	ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	_	ns	
Write pulse width	t _{wep}	70	_	ns	
Status polling start time	t _{ests}	1	_	ms	
Status polling access time	t _{spa}	_	150	ns	
Memory erase time	t _{erase}	100	40000	ms	
WE rise time	tr	—	30	ns	
WE fall time	t _f	_	30	ns	

Rev. 7.00 Mar 10, 2005 page 184 of 652 REJ09B0042-0700




Figure 6.18 Auto-Erase Mode Timing Waveforms

6.10.6 Status Read Mode

- 1. Status read mode is provided to identify the kind of abnormal end. Use this mode when an abnormal end occurs in auto-program mode or auto-erase mode.
- 2. The return code is retained until a command write other than a status read mode command write is executed.
- 3. Table 6.19 shows the AC characteristics and 6.20 shows the return codes.

Rev. 7.00 Mar 10, 2005 page 185 of 652 REJ09B0042-0700

Table 6.19 AC Characteristics in Status Read Mode

Conditions: V_{CC} = 3.3 V ±0.3 V, V_{SS} = 0 V, T_a = 25°C ±5°C

ltem	Symbol	Min	Max	Unit	Notes
Read time after command write	t _{nxtc}	20	_	μs	Figure 6.19
CE hold time	t _{ceh}	0		ns	
CE setup time	t _{ces}	0		ns	
Data hold time	t _{dh}	50		ns	
Data setup time	t _{ds}	50		ns	
Write pulse width	t _{wep}	70	_	ns	
OE output delay time	t _{oe}	_	150	ns	
Disable delay time	t _{df}	_	100	ns	
CE output delay time	t _{ce}	—	150	ns	
WE rise time	tr	—	30	ns	
WE fall time	t _f		30	ns	




Figure 6.19 Status Read Mode Timing Waveforms

Rev. 7.00 Mar 10, 2005 page 186 of 652 REJ09B0042-0700

Pin Name	Initial Value	Indications	
I/O7	0	1: Abnormal end	
		0: Normal end	
I/O6	0	1: Command error	
		0: Otherwise	
I/O5	0	1: Programming error	
		0: Otherwise	
I/O4	0	1: Erasing error	
		0: Otherwise	
I/O3	0	_	
I/O2	0		
I/O1	0	1: Over counting of writing or erasing	
		0: Otherwise	
I/O0	0	1: Effective address error	
		0: Otherwise	

Table 6.20 Status Read Mode Return Codes

6.10.7 Status Polling

- 1. The I/O7 status polling flag indicates the operating status in auto-program/auto-erase mode.
- 2. The I/O6 status polling flag indicates a normal or abnormal end in auto-program/auto-erase mode.

Table 6.21	Status P	olling	Output	Truth	Table
	Diatab I	uning	Juiput	II uun	I unic

I/O7	I/O6	I/O0 to 5	Status
0	0	0	During internal operation
1	0	0	Abnormal end
1	1	0	Normal end
0	1	0	_


Rev. 7.00 Mar 10, 2005 page 187 of 652 REJ09B0042-0700


6.10.8 Programmer Mode Transition Time

Commands cannot be accepted during the oscillation stabilization period or the programmer mode setup period. After the programmer mode setup time, a transition is made to memory read mode.

Table 6.22 Stipulated Transition Times to Command Wait State

Item	Symbol	Min	Max	Unit	Notes
Oscillation stabilization time(crystal oscillator)	T _{osc1}	10	_	ms	Figure 6.20
Oscillation stabilization time(ceramic oscillator)	T _{osc1}	5	_	ms	
Programmer mode setup time	T_{bmv}	10		ms	
Vcc hold time	T_{dwn}	0		ms	





6.10.9 Notes on Memory Programming

- 1. When performing programming using programmer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended before carrying out auto-programming.
- 2. The flash memory is initially in the erased state when the device is shipped by Renesas Technology. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.

Rev. 7.00 Mar 10, 2005 page 188 of 652 REJ09B0042-0700



6.11 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

• Normal operating mode

The flash memory can be read and written to at high speed.

• Power-down operating mode

The power supply circuit of the flash memory is partly halted and can be read under low power consumption.

• Standby mode All flash memory circuits are halted.

Table 6.23 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 μ s, even when the external clock is being used.

Flash Memory Operating State				
PDWND = 0 (Initial value)	PDWND = 1			
Normal operating mode	Normal operating mode			
Power-down mode	Normal operating mode			
Normal operating mode	Normal operating mode			
Standby mode	Standby mode			
Standby mode	Standby mode			
Standby mode	Standby mode			
	PDWND = 0 (Initial value)Normal operating modePower-down modeNormal operating modeStandby modeStandby mode			

Table 6.23 Flash Memory Operating States

Rev. 7.00 Mar 10, 2005 page 189 of 652 REJ09B0042-0700

Rev. 7.00 Mar 10, 2005 page 190 of 652 REJ09B0042-0700

Section 7 RAM

7.1 Overview

The H8/38024, H8/38023, H8/38022, H8/38124, H8/38123, H8/38122, H8/38024S, H8/38023S, and H8/38022S have 1 Kbyte of high-speed static RAM on-chip, and the H8/38021, H8/38020, H8/38121, H8/38120, H8/38021S, and H8/38020S have 512 bytes. The RAM is connected to the CPU by a 16-bit data bus, allowing high-speed 2-state access for both byte data and word data.

7.1.1 Block Diagram

Figure 7.1 shows a block diagram of the on-chip RAM.




Figure 7.1 RAM Block Diagram (H8/38024)

Rev. 7.00 Mar 10, 2005 page 191 of 652 REJ09B0042-0700

Renesas

Section 7 RAM

Rev. 7.00 Mar 10, 2005 page 192 of 652 REJ09B0042-0700

Section 8 I/O Ports

8.1 Overview

The LSI is provided with five 8-bit I/O ports, two 4-bit I/O ports, one 3-bit I/O port, one 8-bit input-only port, one 1-bit input-only port, and one 6-bit output-only port. Table 8.1 indicates the functions of each port.

Each port has of a port control register (PCR) that controls input and output, and a port data register (PDR) for storing output data. Input or output can be assigned to individual bits. See section 2.9.2, Notes on Bit Manipulation, for information on executing bit-manipulation instructions to write data in PCR or PDR.

Ports 5, 6, 7, 8, and A are also used as liquid crystal display segment and common pins, selectable in 4-bit units.

Block diagrams of each port are given in Appendix C, I/O Port Block Diagrams.

Port	Description	Pins	Other Functions	Function Switching Registers
Port 1	 4-bit I/O port MOS input pull-up	P1 ₇ /IRQ ₃ /TMIF	External interrupt 3, timer event input pin TMIF	PMR1 TCRF
	option	P1 ₆ *1	None	
		P14/IRQ4/ADTRG	External interrupt 4, A/D converter external trigger	PMR1 AMR
		P1 ₃ /TMIG	Timer G input capture	PMR1 PMR2
Port 3	 8-bit I/O port MOS input pull-up	P3 ₇ /AEVL P3 ₆ /AEVH	Asynchronous counter event input pins AEVL, AEVH	PMR3 ECCR
	option	P3 ₅ to P3 ₃	None	PMR2
	Large-current port ^{*2}	P3 ₂ , TMOFH P3 ₁ , TMOFL	Timer F output compare output	PMR3
	 MOS open drain output selectable (only P3₅) 	P3 ₀ /UD	Timer C count up/down selection input	PMR3

Table 8.1Port Functions

Rev. 7.00 Mar 10, 2005 page 193 of 652 REJ09B0042-0700

Port	Description	Pins	Other Functions	Function Switching Registers
Port 4	1-bit input port	P4 ₃ /IRQ ₀	External interrupt 0	PMR2
	• 3-bit I/O port	P4 ₂ /TXD ₃₂ P4 ₁ /RXD ₃₂ P4 ₀ /SCK ₃₂	SCI3 data output (TXD ₃₂), data input (RXD ₃₂), clock input/output (SCK ₃₂)	SCR3 SMR3 SPCR
Port 5	 8-bit I/O port MOS input pull-up option	$\frac{P5_7 \text{ to } P5_0}{WKP_7 \text{ to } WKP_0}$ SEG ₈ to SEG ₁	Wakeup input (\overline{WKP}_7 to \overline{WKP}_0), segment output (SEG ₈ to SEG ₁)	PMR5 LPCR
Port 6	 8-bit I/O port MOS input pull-up option	$P6_7$ to $P6_0/$ SEG ₁₆ to SEG ₉	Segment output (SEG ₁₆ to SEG ₉)	LPCR
Port 7	8-bit I/O port	$P7_7$ to $P7_0$ / SEG ₂₄ to SEG ₁₇	Segment output (SEG ₂₄ to SEG ₁₇)	LPCR
Port 8	8-bit I/O port	P87 to P80/ SEG32 to SEG25	Segment output (SEG ₃₂ to SEG ₂₅)	LPCR
Port 9	 Dedicated 6-bit output port High-voltage, large- 	P9 ₅ to P9 ₂ (P9 ₅ , P9 ₄ , P9 ₂ , P9 ₃ /V _{ref}) ^{*4}	None (LVD reference voltage external input pin) ^{*4}	(LVDSR)*4
	current port ^{*3}	P9 ₁ , P9 ₀ / PWM2, PWM1	10-bit PWM output	PMR9
	High-voltage port ^{*3}	IRQAEC	None	
Port A	• 4-bit I/O port	PA ₃ to PA ₀ / COM ₄ to COM ₁	Common output (COM ₄ to COM ₁)	LPCR
Port B	Dedicated 8-bit input port	PB ₇ to PB ₄ / AN ₇ to AN ₄	A/D converter analog input $(AN_7 \text{ to } AN_4)$	AMR
		PB ₃ /AN ₃ /IRQ ₁	A/D converter analog input (AN ₃), external interrupt 1, timer event input (TMIC)	AMR PMRB TMC
		PB ₂ /AN ₂	A/D converter analog input	AMR
		PB ₁ /AN ₁ /(extU) ^{*4} PB ₀ /AN ₀ /(extD) ^{*4}	A/D converter analog input (LVD detect voltage external input pin) ^{*4}	AMR (LVDCR) ^{*4}

Notes: 1. Pin 16 and the associated function are not implemented on the H8/38124 Group.

2. Applies to the HD64338024, HD64338023, HD64338022, HD64338021, HD64338020, and H8/38124 Group only.

3. Standard voltage on H8/38024S Group and H8/38124 Group.

4. Applies to H8/38124 Group only.

Rev. 7.00 Mar 10, 2005 page 194 of 652 REJ09B0042-0700

8.2 Port 1

8.2.1 Overview

Port 1 is a 4-bit I/O port. Figure 8.1 shows its pin configuration.




Figure 8.1 Port 1 Pin Configuration

8.2.2 Register Configuration and Description

Table 8.2 shows the port 1 register configuration.

Table 8.2Port 1 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 1	PDR1	R/W	_	H'FFD4
Port control register 1	PCR1	W	—	H'FFE4
Port pull-up control register 1	PUCR1	R/W	—	H'FFE0
Port mode register 1	PMR1	R/W	—	H'FFC8
Port mode register 2	PMR2	R/W	H'D8	H'FFC9

Rev. 7.00 Mar 10, 2005 page 195 of 652 REJ09B0042-0700

Port Data Register 1 (PDR1)

Bit	7	6	5	4	3	2	1	0
	P17	P1 ₆ *		P14	P1 ₃	—	—	—
Initial value	0	0		0	0	_		_
Read/Write	R/W	R/W	—	R/W	R/W	—		—

PDR1 is an 8-bit register that stores data for port 1 pins $P1_7$, $P1_6^*$, $P1_4$, and $P1_3$. If port 1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. If port 1 is read while PCR1 bits are cleared to 0, the pin states are read.

Note: * Pin 1_6 and the associated function are not implemented on the H8/38124 Group. The register is both readable and writeable.

Port Control Register 1 (PCR1)

Bit	7	6	5	4	3	2	1	0
	PCR17	PCR1 ₆ *		PCR1 ₄	PCR1 ₃	_	_	_
Initial value	0	0	—	0	0	—		_
Read/Write	W	W	W	W	W	W	W	W

PCR1 is an 8-bit register for controlling whether each of the port 1 pins $P1_7$, $P1_6^*$, $P1_4$, and $P1_3$ functions as an input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in PDR1 are valid only when the corresponding pin is designated in PMR1 as a general I/O pin.

PCR1 is a write-only register, which is always read as all 1s.

Note: * Pin 1₆ and the associated function are not implemented on the H8/38124 Group.

Rev. 7.00 Mar 10, 2005 page 196 of 652 REJ09B0042-0700

Port Pull-Up Control Register 1 (PUCR1)

Bit	7	6	5	4	3	2	1	0
	PUCR17	PUCR16*		PUCR1 ₄	PUCR1 ₃	_	_	—
Initial value	0	0	—	0	0	_	_	_
Read/Write	R/W	R/W	W	R/W	R/W	W	W	W

PUCR1 controls whether the MOS pull-up of each of the port 1 pins $P1_7$, $P1_6^*$, $P1_4$, and $P1_3$ is on or off. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Note: * Pin 1_6 and the associated function are not implemented on the H8/38124 Group. The register is both readable and writeable.

Port Mode Register 1 (PMR1)

Bit	7	6	5	4	3	2	1	0
	IRQ3			IRQ4	TMIG			—
Initial value	0	1	—	0	0	—	1	_
Read/Write	R/W	—	W	R/W	R/W	W	—	W

PMR1 is an 8-bit read/write register, controlling the selection of pin functions for port 1 pins.

Bit 7—P1₇/IRQ₃/TMIF Pin Function Switch (IRQ3)

This bit selects whether pin $P1_7/\overline{IRQ}_3/TMIF$ is used as $P1_7$ or as $\overline{IRQ}_3/TMIF$.

Bit 7 IRQ3	Description	
0	Functions as P1 ₇ I/O pin	(initial value)
1	Functions as IRQ ₃ /TMIF input pin	
Note:	Rising or falling edge sensing can be designated for \overline{IBO}_2 TMIE	For details on TMIF

Note: Rising or falling edge sensing can be designated for IRQ₃, TMIF. For details on TMIF settings, see 3. Timer Control Register F (TCRF) in section 9.4.2.

Bit 6—Reserved

This bit is reserved; it is always read as 1 and cannot be modified.

Bit 5—Reserved

This bit is reserved; it can only be written with 0.

Rev. 7.00 Mar 10, 2005 page 197 of 652 REJ09B0042-0700

Bit 4—P1₄/IRQ₄/ADTRG Pin Function Switch (IRQ4)

This bit selects whether pin P1₄/ $\overline{IRQ_4}$ / \overline{ADTRG} is used as P1₄ or as $\overline{IRQ_4}$ / \overline{ADTRG} .

Bit 4

IKQ4	Description	
0	Functions as P1 ₄ I/O pin	(initial value)
1	Functions as IRQ₄/ADTRG input pin	

Note: For details of ADTRG pin setting, see section 12.3.2, Start of A/D Conversion by External Trigger Input.

Bit 3—P1₃/TMIG Pin Function Switch (TMIG)

Description

This bit selects whether pin P1₃/TMIG is used as P1₃ or as TMIG.

Bit 3 TMIG	Description	
0	Functions as P1 ₃ I/O pin	(initial value)
1	Functions as TMIG input pin	

Bits 2 and 0—Reserved

These bits are reserved; they can only be written with 0.

Bit 1—Reserved

This bit is reserved; it is always read as 1 and cannot be modified.

Port Mode Register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
			POF1	_	—	WDCKS	NCS	IRQ0
Initial value	1	1	0	1	1	0	0	0
Read/Write	—	—	R/W	—	—	R/W	R/W	R/W

PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P3₅ is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P4₃/ $\overline{IRQ_0}$ pin functions.

Upon reset, PMR2 is initialized to H'D8.

Rev. 7.00 Mar 10, 2005 page 198 of 652 REJ09B0042-0700

This section only deals with the bits related to timer G and the watchdog timer. For the functions of the bits, see the descriptions of port 3 (POF1) and port 4 (IRQ0).

Bit 2—Watchdog Timer Source Clock (WDCKS)

This bit selects the watchdog timer source clock. Note that stabilization times for the H8/38024, H8/38024S, and H8/38024R Group and for the H8/38124 Group are different.

• H8/38024, H8/38024S, H8/38024R Group

Bit 2 WDCKS	Description	
0	Selects ø/8192	(initial value)
1	Selects $\phi_W/32$	

• H8/38124 Group

Bit 2 WDCKS	Description	
0	Selects clock based on timer mode register W (TMW) setting $\!\!\!\!\!\!^*$	(initial value)
1	Selects $\phi_W/32$	

Note: * See section 9.6, Watchdog Timer, for details.

Bit 1—TMIG Noise Canceller Select (NCS)

This bit selects controls the noise cancellation circuit of the input capture input signal (TMIG).

Bit 1 NCS	Description	
0	No noise cancellation circuit	(initial value)
1	Noise cancellation circuit	

Rev. 7.00 Mar 10, 2005 page 199 of 652 REJ09B0042-0700

8.2.3 Pin Functions

Table 8.3 shows the port 1 pin functions.

Table 8.3Port 1 Pin Functions

Pin	Pin Functions and Selection Method								
P1 ₇ /IRQ ₃ /TMIF		The pin function depends on bit IRQ3 in PMR1, bits CKSL2 to CKSL0 in TCRF, and bit $PCR1_7$ in PCR1.							
	IRQ ₃		0	1					
	PCR17	0	1	×	k				
	CKSL2 to CKSL0	:	*	Not 0**	0**				
	Pin function	P17 input pin	P17 output pin	IRQ ₃ input pin	IRQ₃/TMIF input pin				
	Note: When this p to disable th	in is used as the e IRQ₃ interrup	• •	, clear bit IEN3 t	o 0 in IENR1				
P1 ₆	The pin function de	epends on bit P	CR1 ₆ in PCR1.						
	PCR1 ₆		0	1					
	Pin function	P1 ₆ in	put pin	P16 output pin					
	Note: Pin 16 and Group.	the associated	function are not	implemented or	n the H8/38124				
P1 ₄ /IRQ ₄ ADTRG	The pin function depends on bit IRQ4 in PMR1, bit TRGE in AMR, and bit PCR1 ₄ in PCR1.								
	IRQ4		0	1					
	PCR1 ₄	0	1	×	k				
	TRGE	:	*	0	1				
	Pin function	P1₄ input pin	P1₄ output pin	IRQ₄ input pin	IRQ₄/ADTRG input pin				
		Note: When this pin is used as the $\overline{\text{ADTRG}}$ input pin, clear bit IEN4 to 0 in IENR1 to disable the IRQ ₄ interrupt.							
P1 ₃ /TMIG	The pin function de	epends on bit T	VIG in PMR1 an	d bit PCR1 ₃ in F	PCR1.				
	TMIG	(0	1					
	PCR1 ₃	0	1	X	¢				
	Pin function	$P1_3$ input pin	P13 output pin	TMIG input pin					
					*: Don't care				

*: Don't care

Rev. 7.00 Mar 10, 2005 page 200 of 652 REJ09B0042-0700

8.2.4 Pin States

Table 8.4 shows the port 1 pin states in each operating mode.

Table 8.4Port 1 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$\begin{array}{l} P1_{7}/\overline{IRQ}_{3}/TMIF\\ P1_{6}^{*1}\\ P1_{4}/\overline{IRQ}_{4}/\overline{ADTRG}\\ P1_{3}/TMIG\end{array}$	High- impedance	Retains previous state		High- impedance ^{*2}		Functional	Functional

Notes: 1. Pin 1₆ and the associated function are not implemented on the H8/38124 Group.
2. A high-level signal is output when the MOS pull-up is in the on state.

8.2.5 MOS Input Pull-Up

Port 1 has a built-in MOS input pull-up function that can be controlled by software. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS input pull-up for that pin. The MOS input pull-up function is in the off state after a reset.

PCR1 _n	0	0	1	
PUCR1 _n	0	1	*	
MOS input pull-up	Off	On	Off	

(n = 7, 6, 4, 3) *: Don't care

Rev. 7.00 Mar 10, 2005 page 201 of 652 REJ09B0042-0700

8.3 Port 3

8.3.1 Overview

Port 3 is an 8-bit I/O port, configured as shown in figure 8.2.




Figure 8.2 Port 3 Pin Configuration

8.3.2 Register Configuration and Description

Table 8.5 shows the port 3 register configuration.

Table 8.5Port 3 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 3	PDR3	R/W	H'00	H'FFD6
Port control register 3	PCR3	W	H'00	H'FFE6
Port pull-up control register 3	PUCR3	R/W	H'00	H'FFE1
Port mode register 2	PMR2	R/W	H'D8	H'FFC9
Port mode register 3	PMR3	R/W	_	H'FFCA

Rev. 7.00 Mar 10, 2005 page 202 of 652 REJ09B0042-0700

Port Data Register 3 (PDR3)

Bit	7	6	5	4	3	2	1	0
	P37	P3 ₆	P35	P34	P33	P32	P3 ₁	P30
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR3 is an 8-bit register that stores data for port 3 pins $P3_7$ to $P3_0$. If port 3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read.

Upon reset, PDR3 is initialized to H'00.

Port Control Register 3 (PCR3)

Bit	7	6	5	4	3	2	1	0
	PCR37	PCR3 ₆	PCR35	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁	PCR30
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR3 is an 8-bit register for controlling whether each of the port 3 pins $P3_7$ to $P3_0$ functions as an input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are valid only when the corresponding pin is designated in PMR3 as a general I/O pin.

Upon reset, PCR3 is initialized to H'00.

PCR3 is a write-only register, which is always read as all 1s.

Rev. 7.00 Mar 10, 2005 page 203 of 652 REJ09B0042-0700

Port Pull-Up Control Register 3 (PUCR3)

Bit	7	6	5	4	3	2	1	0
	PUCR37	PUCR36	PUCR35	PUCR3 ₄	PUCR33	PUCR3 ₂	PUCR31	PUCR30
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR3 controls whether the MOS pull-up of each of the port 3 pins $P3_7$ to $P3_0$ is on or off. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR3 is initialized to H'00.

Port Mode Register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
		_	POF1	_		WDCKS	NCS	IRQ0
Initial value	1	1	0	1	1	0	0	0
Read/Write	—	—	R/W	—	—	R/W	R/W	R/W

PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P3₅ is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P4₃/ $\overline{IRQ_0}$ pin functions.

Upon reset, PMR2 is initialized to H'D8.

This section only deals with the bit that controls whether the PMOS transistor internal to pin $P3_5$ is on or off. For the functions of the other bits, see the descriptions of port 1 (WDCKS and NCS) and port 4 (IRQ0).

Bit 5—Pin P3₅ PMOS Transistor Control (POF1)

This bit selects whether the PMOS transistor of the output buffer for pin P35 is on or off.

Bit 5 POF1	Description	
0	CMOS output	(initial value)
1	NMOS open-drain output	

Note: The pin is an NMOS open-drain output when this bit is set to 1 and $P3_5$ is an output.

Rev. 7.00 Mar 10, 2005 page 204 of 652 REJ09B0042-0700

Port Mode Register 3 (PMR3)

Bit	7	6	5	4	3	2	1	0
	AEVL	AEVH	_			TMOFH	TMOFL	UD
Initial value	0	0	_			0	0	0
Read/Write	R/W	R/W	W	W	W	R/W	R/W	R/W

PMR3 is an 8-bit read/write register, controlling the selection of pin functions for port 3 pins.

Bit 7—P37/AEVL Pin Function Switch (AEVL)

This bit selects whether pin P37/AEVL is used as P37 or as AEVL.

Bit 7 AEVL	Description	
0	Functions as P3 ₇ I/O pin	(initial value)
1	Functions as AEVL input pin	

Bit 6—P3₆/AEVH Pin Function Switch (AEVH)

This bit selects whether pin $P3_6$ /AEVH is used as $P3_6$ or as AEVH.

Bit 6

AEVH	Description	
0	Functions as P3 ₆ I/O pin	(initial value)
1	Functions as AEVH input pin	

Bits 5 to 3—Reserved

These bits are reserved; they can only be written with 0.

Bit 2—P3₂/TMOFH Pin Function Switch (TMOFH)

This bit selects whether pin P3₂/TMOFH is used as P3₂ or as TMOFH.

Bit 2 TMOFH	Description	
0	Functions as $P3_2$ I/O pin	(initial value)
1	Functions as TMOFH output pin	

Rev. 7.00 Mar 10, 2005 page 205 of 652 REJ09B0042-0700

Bit 1—P3₁/TMOFL Pin Function Switch (TMOFL)

This bit selects whether pin P31/TMOFL is used as P31 or as TMOFL.

Bit 1 TMOFL Description 0 Functions as P31 I/O pin 1 Functions as TMOFL output pin

Bit 0—P3₀/UD Pin Function Switch (UD)

This bit selects whether pin $P3_0/UD$ is used as $P3_0$ or as UD.

Bit 0 UD	Description				
0	Functions as P3 ₀ I/O pin	(initial value)			
1	Functions as UD input pin				

(initial value)

Rev. 7.00 Mar 10, 2005 page 206 of 652 REJ09B0042-0700

8.3.3 Pin Functions

Table 8.6 shows the port 3 pin functions.

Table 8.6Port 3 Pin Functions

Pin	Pin Functions and Selection Method								
P37/AEVL	The pin function depends on bit AEVL in PMR3 and bit PCR3 ₇ in PCR3.								
	AEVL	0			1				
	PCR37	0			*				
	Pin function	P37 input pin	P37 out	put pin	AEVL input pin				
P3 ₆ /AEVH	The pin function dep	pends on bit AEVH ir	n PMR3 an	d bit PCR	3 ₆ in PCR3.				
	AEVH	(C		1				
	PCR3 ₆	0			*				
	Pin function	P3 ₆ input pin	P3 ₆ out	put pin	AEVH input pin				
P3 ₅ to P3 ₃	The pin function dep	The pin function depends on the corresponding bit in PCR3.							
	PCR3n	0		1					
	Pin function	P3 _n input p	in	Р	P3 _n output pin				
	μ				(n = 5 to 3)				
P3 ₂ /TMOFH	The pin function depends on bit TMOFH in PMR3 and bit PCR3 ₂ in PCR3.								
	TMOFH	0			1				
	PCR3 ₂	0			*				
	Pin function	$P3_2$ input pin	P3 ₂ output pin		TMOFH output pin				
P3 ₁ /TMOFL	The pin function depends on bit TMOFL in PMR3 and bit PCR3 ₁ in PCR3.								
	TMOFL	(0		1				
	PCR3₁	0			*				
	Pin function	P31 input pin	P3 ₁ out	put pin	THOFL output pin				
P3 ₀ /UD	The pin function dep	pends on bit UD in P	MR3 and b	it PCR30	in PCR3.				
	UD	(0		1				
	PCR3 ₀	0			*				
	Pin function	P3 ₀ input pin	P3 ₀ out	put pin	UD input pin				
					*: Don't care				

*: Don't care

Rev. 7.00 Mar 10, 2005 page 207 of 652 REJ09B0042-0700

8.3.4 Pin States

Table 8.7 shows the port 3 pin states in each operating mode.

Table 8.7Port 3 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P3 ₇ /AEVL P3 ₆ /AEVH P3 ₅ P3 ₄ P3 ₃ P3 ₂ /TMOFH P3 ₁ /TMOFL P3 ₀ /UD	High- impedance	Retains previous state	Retains previous state	High- impedance [*]		Functional	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.3.5 MOS Input Pull-Up

Port 3 has a built-in MOS input pull-up function that can be controlled by software. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.

PCR3 _n	0	0	1
PUCR3n	0	1	*
MOS input pull-up	Off	On	Off

(n = 7 to 0) *: Don't care

Rev. 7.00 Mar 10, 2005 page 208 of 652 REJ09B0042-0700

8.4 Port 4

8.4.1 Overview

Port 4 is a 3-bit I/O port and 1-bit input port, configured as shown in figure 8.3.




Figure 8.3 Port 4 Pin Configuration

8.4.2 Register Configuration and Description

Table 8.8 shows the port 4 register configuration.

Table 8.8 Port 4 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 4	PDR4	R/W	H'F8	H'FFD7
Port control register 4	PCR4	W	H'F8	H'FFE7
Port mode register 2	PMR2	R/W	H'D8	H'FFC9

Port Data Register 4 (PDR4)

Bit	7	6	5	4	3	2	1	0
	_	—	—	—	P43	P4 2	P4 ₁	P4 0
Initial value	1	1	1	1	1	0	0	0
Read/Write	—	—	—	—	R	R/W	R/W	R/W

PDR4 is an 8-bit register that stores data for port 4 pins $P4_2$ to $P4_0$. If port 4 is read while PCR4 bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. If port 4 is read while PCR4 bits are cleared to 0, the pin states are read.

Upon reset, PDR4 is initialized to H'F8.

Rev. 7.00 Mar 10, 2005 page 209 of 652 REJ09B0042-0700

Port Control Register 4 (PCR4)

Bit	7	6	5	4	3	2	1	0
						PCR4 ₂	PCR4 ₁	PCR4 ₀
Initial value	1	1	1	1	1	0	0	0
Read/Write	_		_	_	_	W	W	W

PCR4 is an 8-bit register for controlling whether each of port 4 pins $P4_2$ to $P4_0$ functions as an input pin or output pin. Setting a PCR4 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR4 and PDR4 settings are valid when the corresponding pins are designated for general-purpose input/output by SCR3.

Upon reset, PCR4 is initialized to H'F8.

PCR4 is a write-only register, which is always read as all 1s.

Port Mode Register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
		—	POF1		_	WDCKS	NCS	IRQ ₀
Initial value	1	1	0	1	1	0	0	0
Read/Write	—		R/W		—	R/W	R/W	R/W

PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P3₅ is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P4₃/ $\overline{IRQ_0}$ pin functions.

Upon reset, PMR2 is initialized to H'D8.

This section only deals with the bit that controls switching of the $P4_3/\overline{IRQ}_0$ pin functions. For the functions of the other bits, see the descriptions of port 1 (WDCKS and NCS) and port 3 (POF1).

Bit 0—P4₃/IRQ₀ Pin Function Switch (IRQ₀)

This bit selects whether pin P4₃/ \overline{IRQ}_0 is used as P4₃ or as \overline{IRQ}_0 .

Bit 0 IRQ₀	Description	
0	Functions as P4 ₃ input pin	(initial value)
1	Functions as \overline{IRQ}_0 input pin	

Rev. 7.00 Mar 10, 2005 page 210 of 652 REJ09B0042-0700

8.4.3 **Pin Functions**

Table 8.9 shows the port 4 pin functions.

Table 8.9Port 4 Pin Functions

Pin Functions and	Selection Met	hod						
The pin function depends on bit IRQ0 in PMR2.								
IRQ0	(0		1				
Pin function	P4 ₃ in	P43 input pin			nput pin			
The pin function dep in PCR4.	pends on bit TE	in SCR3, bit Sl	PC32 in	SPCR,	and bit PCR42			
SPC32		0			1			
TE		0			1			
PCR4 ₂	0		1		*			
Pin function	P4 ₂ input p	in P4 ₂ ou	P4 ₂ output pin		TXD ₃₂ output pin			
The pin function dep	The pin function depends on bit RE in SCR3 and bit PCR4 ₁ in PCR4.							
RE	0				1			
PCR4 ₁	0		1		*			
Pin function	P4 ₁ input p	in P4 ₁ ou	n P4 ₁ output pin		RXD ₃₂ input pin			
		E1 and CKE0 i	n SCR3	, bit CO	M in SMR3,			
CKE1		0			1			
CKE0		0		1	*			
COM	(0	1	*	*			
PCR4 ₀	0	1	;	*	*			
				•	SCK ₃₂ input pin			
	The pin function dep IRQ0 Pin function The pin function dep in PCR4. SPC32 TE PCR42 Pin function The pin function dep RE PCR41 Pin function The pin function dep and bit PCR40 in PC CKE1 CCM PCR40	The pin function depends on bit IRQ IRQ0 IRQ0 Pin function P43 in The pin function depends on bit TE in PCR4. SPC32 TE PCR42 0 Pin function P42 input pi The pin function depends on bit RE RE PCR41 0 Pin function P41 input pi The pin function depends on bit CK and bit PCR40 in PCR4. CKE1 CKE1 CKE0 0 PCR40 0 0	The pin function depends on bit IRQ0 in PMR2.IRQ00Pin functionP43 input pinThe pin function depends on bit TE in SCR3, bit SI in PCR4.SPC320TE0PCR420Pin functionP42 input pinP42 input pinP42 ouThe pin function depends on bit RE in SCR3 and bRE0PCR410Pin functionP41 input pinP41 ouThe pin function depends on bit CKE1 and CKE0 iand bit PCR40 in PCR4.CKE10CKE00COM0PCR4001	The pin function depends on bit IRQ0 in PMR2.IRQ00Pin functionP43 input pinThe pin function depends on bit TE in SCR3, bit SPC32 in in PCR4.SPC320TE0PCR420IPin functionP42 input pinP42 output pinThe pin function depends on bit RE in SCR3 and bit PCR4RE0PCR410IPin functionP41 input pinP41 output pinThe pin function depends on bit CKE1 and CKE0 in SCR3 and bit PCR40 in PCR4.CKE10CKE10CM0IPCR400IPCR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR400IPOR40 <td>The pin function depends on bit IRQ0 in PMR2. IRQ0 0 Pin function P4₃ input pin IRQ0 in RQ0 in PMR2. The pin function depends on bit TE in SCR3, bit SPC32 in SPCR, in PCR4. SPC32 0 1 Year 0 1 1 RQ0 1 1 PCR4. 0 1 <th1< th=""> <th1< td=""></th1<></th1<></td>	The pin function depends on bit IRQ0 in PMR2. IRQ0 0 Pin function P4 ₃ input pin IRQ0 in RQ0 in PMR2. The pin function depends on bit TE in SCR3, bit SPC32 in SPCR, in PCR4. SPC32 0 1 Year 0 1 1 RQ0 1 1 PCR4. 0 1 <th1< th=""> <th1< td=""></th1<></th1<>			

*: Don't care

Rev. 7.00 Mar 10, 2005 page 211 of 652 REJ09B0042-0700

8.4.4 Pin States

Table 8.10 shows the port 4 pin states in each operating mode.

Table 8.10Port 4 Pin States


Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P4 ₃ /IRQ ₀ P4 ₂ /TXD ₃₂ P4 ₁ /RXD ₃₂ P4 ₀ /SCK ₃₂	High- impedance		Retains previous state		Retains previous state	Functional	Functional


Rev. 7.00 Mar 10, 2005 page 212 of 652 REJ09B0042-0700

8.5 Port 5

8.5.1 Overview

Port 5 is an 8-bit I/O port, configured as shown in figure 8.4.





8.5.2 Register Configuration and Description

Table 8.11 shows the port 5 register configuration.

Table 8.11Port 5 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 5	PDR5	R/W	H'00	H'FFD8
Port control register 5	PCR5	W	H'00	H'FFE8
Port pull-up control register 5	PUCR5	R/W	H'00	H'FFE2
Port mode register 5	PMR5	R/W	H'00	H'FFCC

Rev. 7.00 Mar 10, 2005 page 213 of 652 REJ09B0042-0700

Port Data Register 5 (PDR5)

Bit	7	6	5	4	3	2	1	0
	P57	P56	P5₅	P54	P53	P52	P51	P50
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PDR5 is an 8-bit register that stores data for port 5 pins $P5_7$ to $P5_0$. If port 5 is read while PCR5 bits are set to 1, the values stored in PDR5 are read, regardless of the actual pin states. If port 5 is read while PCR5 bits are cleared to 0, the pin states are read.

Upon reset, PDR5 is initialized to H'00.

Port Control Register 5 (PCR5)

Bit	7	6	5	4	3	2	1	0
	PCR57	PCR5 ₆	PCR55	PCR5 ₄	PCR53	PCR5 ₂	PCR51	PCR50
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR5 is an 8-bit register for controlling whether each of the port 5 pins $P5_7$ to $P5_0$ functions as an input pin or output pin. Setting a PCR5 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR5 and PDR5 settings are valid when the corresponding pins are designated for general-purpose input/output by PMR5 and bits SGS3 to SGS0 in LPCR.

Upon reset, PCR5 is initialized to H'00.

PCR5 is a write-only register, which is always read as all 1s.

Rev. 7.00 Mar 10, 2005 page 214 of 652 REJ09B0042-0700

Port Pull-Up Control Register 5 (PUCR5)

Bit	7	6	5	4	3	2	1	0
	PUCR57	PUCR5 ₆	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR5 controls whether the MOS pull-up of each of port 5 pins $P5_7$ to $P5_0$ is on or off. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR5 is initialized to H'00.

Port Mode Register 5 (PMR5)

Bit	7	6	5	4	3	2	1	0
	WKP ₇	WKP ₆	WKP_5	WKP ₄	WKP ₃	WKP ₂	WKP ₁	WKP ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMR5 is an 8-bit read/write register, controlling the selection of pin functions for port 5 pins.

Upon reset, PMR5 is initialized to H'00.

Bit n—P5_n/WKP_n/SEG_{n+1} Pin Function Switch (WKPn)

When pin P5n/WKPn/SEGn+1 is not used as SEG_{n+1}, these bits select whether the pin is used as P5n or \overline{WKP}_n .

Bit n WKPn	Description	
0	Functions as P5n I/O pin	(initial value)
1	Functions as \overline{WKP}_n input pin	

(n = 7 to 0)

Note: For use as SEG_{n+1}, see section 13.2.1, LCD Port Control Register (LPCR).

Rev. 7.00 Mar 10, 2005 page 215 of 652 REJ09B0042-0700

Renesas

8.5.3 Pin Functions

Table 8.12 shows the port 5 pin functions.

Table 8.12Port 5 Pin Functions

Pin	Pin Functions and Selection Method							
P5 ₇ / \overline{WKP}_7 / SEG ₈ to P5 ₀ / \overline{WKP}_0 /	The pin function depends on bits WKP_7 to WKP_0 in PMR5, bits PCR5 ₇ to PCR5 ₀ in PCR5, and bits SGS3 to SGS0 in LPCR.							
SEG ₁	$P5_7 \text{ to } P5_4$ (n = 7 to 4)							
	SGS3 to SGS0		Other than 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001					
	WKPn	0		1	*			
	PCR5 _n	0	1	*	*			
	Pin function	P5 _n input pin	P5 _n output pin	WKPn input pin	SEGn+1 output pin			
	P5 ₃ to P5 ₀				(m= 3 to 0)			
	SGS3 to SGS0	Other than 00	0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000					
	WKP _m	(0	1	*			
	PCR5 _m	0	1	*	*			
	Pin function	P5 _m input pin	P5 _m output pin	WKPm output pin	SEGm+1 output pin			

*: Don't care

Rev. 7.00 Mar 10, 2005 page 216 of 652 REJ09B0042-0700

8.5.4 Pin States

Table 8.13 shows the port 5 pin states in each operating mode.

Table 8.13Port 5 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$P5_7 / \overline{WKP}_7 /$ SEG ₈ to P5 ₀ / \overline{WKP}_0 / SEG_1	High- impedance		Retains previous state	High- impedance [*]		Functional	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state. In the HD64F38024 the previous pin state is retained.

8.5.5 MOS Input Pull-Up

Port 5 has a built-in MOS input pull-up function that can be controlled by software. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.

PCR5 _n	0	0	1
PUCR5 _n	0	1	*
MOS input pull-up	Off	On	Off


(n = 7 to 0) *: Don't care


Rev. 7.00 Mar 10, 2005 page 217 of 652 REJ09B0042-0700

8.6 Port 6

8.6.1 Overview

Port 6 is an 8-bit I/O port. The port 6 pin configuration is shown in figure 8.5.





8.6.2 Register Configuration and Description

Table 8.14 shows the port 6 register configuration.

Table 8.14 Port 6 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 6	PDR6	R/W	H'00	H'FFD9
Port control register 6	PCR6	W	H'00	H'FFE9
Port pull-up control register 6	PUCR6	R/W	H'00	H'FFE3

Rev. 7.00 Mar 10, 2005 page 218 of 652 REJ09B0042-0700

Port Data Register 6 (PDR6)

Bit	7	6	5	4	3	2	1	0
	P67	P6 ₆	P65	P64	P63	P62	P6 ₁	P60
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR6 is an 8-bit register that stores data for port 6 pins P67 to P60.

If port 6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read, regardless of the actual pin states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are read.

Upon reset, PDR6 is initialized to H'00.

Port Control Register 6 (PCR6)

Bit	7	6	5	4	3	2	1	0
	PCR67	PCR6 ₆	PCR65	PCR6 ₄	PCR63	PCR6 ₂	PCR6 ₁	PCR60
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR6 is an 8-bit register for controlling whether each of the port 6 pins $P6_7$ to $P6_0$ functions as an input pin or output pin.

Setting a PCR6 bit to 1 makes the corresponding pin (P6₇ to P6₀) an output pin, while clearing the bit to 0 makes the pin an input pin. PCR6 and PDR6 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR6 is initialized to H'00.

PCR6 is a write-only register, which is always read as all 1s.

Rev. 7.00 Mar 10, 2005 page 219 of 652 REJ09B0042-0700

Port Pull-Up Control Register 6 (PUCR6)

Bit	7	6	5	4	3	2	1	0
	PUCR67	PUCR6 ₆	PUCR65	PUCR64	PUCR63	PUCR6 ₂	PUCR61	PUCR60
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR6 controls whether the MOS pull-up of each of the port 6 pins $P6_7$ to $P6_0$ is on or off. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR6 is initialized to H'00.

8.6.3 **Pin Functions**

Table 8.15 shows the port 6 pin functions.

Pin	Pin Functions and	Selection Method			
P6 ₇ /SEG ₁₆ to P6 ₀ /SEG ₉	The pin function dep SGS0 in LPCR.	pends on bits PCR67	to PCR6 ₀ in PCR6 a	and bits SGS3 to	
	P67 to P64			(n = 7 to 4)	
	SGS3 to SGS0	Other than 0100, 1000, 1001,	0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011		
	PCR6 _n	0	1	*	
	Pin function	P6 _n input pin	P6 _n output pin	SEG _{n+9} output pin	
	P6 ₃ to P6 ₀	(m = 3 to 0)			
	SGS3 to SGS0	Other than 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010		0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010	
	PCR6 _m	0	1	*	
	Pin function	P6 _m input pin	P6 _m output pin	SEG _{m+9} output pin	

*: Don't care

Rev. 7.00 Mar 10, 2005 page 220 of 652 REJ09B0042-0700

8.6.4 Pin States

Table 8.16 shows the port 6 pin states in each operating mode.

Table 8.16 Port 6 Pin States

Pin	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P6 ₇ /SEG ₁₆ to P6 ₀ /SEG ₉	High- impedance		Retains previous state	High- impedance [*]		Functional	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.6.5 MOS Input Pull-Up

Port 6 has a built-in MOS pull-up function that can be controlled by software. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.

PCR6 _n	0	0	1	
PUCR6n	0	1	*	
MOS input pull-up	Off	On	Off	


(n = 7 to 0) *: Don't care


Rev. 7.00 Mar 10, 2005 page 221 of 652 REJ09B0042-0700

8.7 Port 7

8.7.1 Overview

Port 7 is an 8-bit I/O port, configured as shown in figure 8.6.





8.7.2 Register Configuration and Description

Table 8.17 shows the port 7 register configuration.

Table 8.17 Port 7 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 7	PDR7	R/W	H'00	H'FFDA
Port control register 7	PCR7	W	H'00	H'FFEA

Rev. 7.00 Mar 10, 2005 page 222 of 652 REJ09B0042-0700

Port Data Register 7 (PDR7)

Bit	7	6	5	4	3	2	1	0
	P77	P76	P75	P74	P73	P72	P7 ₁	P70
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

PDR7 is an 8-bit register that stores data for port 7 pins $P7_7$ to $P7_0$. If port 7 is read while PCR7 bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states. If port 7 is read while PCR7 bits are cleared to 0, the pin states are read.

Upon reset, PDR7 is initialized to H'00.

Port Control Register 7 (PCR7)

Bit	7	6	5	4	3	2	1	0
	PCR77	PCR7 ₆	PCR75	PCR7 ₄	PCR7 ₃	PCR72	PCR71	PCR70
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR7 is an 8-bit register for controlling whether each of the port 7 pins $P7_7$ to $P7_0$ functions as an input pin or output pin. Setting a PCR7 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR7 and PDR7 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR7 is initialized to H'00.

PCR7 is a write-only register, which is always read as all 1s.

Rev. 7.00 Mar 10, 2005 page 223 of 652 REJ09B0042-0700

Renesas

8.7.3 Pin Functions

Table 8.18 shows the port 7 pin functions.

Table 8.18Port 7 Pin Functions

Pin	Pin Functions and Selection Method						
P7 ₇ /SEG ₂₄ to P7 ₀ /SEG ₁₇	The pin function dep SGS0 in LPCR.	pends on bits PCR77	to PCR7 ₀ in PCR7	and bits SGS3 to			
	P7 ₇ to P7 ₄						
	SGS3 to SGS0	Other than 0110, 1010, 1011,	0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101				
	PCR7n	0	1	*			
	Pin function	P7 _n input pin	SEG_{n+17} output pin				
	P7 ₃ to P7 ₀	(m = 3 to 0)					
	SGS3 to SGS0	Other than 0101, 1001, 1010,	0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100				
	PCR7 _m	0	1	*			
	Pin function	P7 _m input pin	P7 _m output pin	SEG _{m+17} output pin			

*: Don't care

8.7.4 Pin States

Table 8.19 shows the port 7 pin states in each operating mode.

Table 8.19Port 7 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
1 24	High- impedance	Retains previous state		High- impedance		Functional	Functional

Rev. 7.00 Mar 10, 2005 page 224 of 652 REJ09B0042-0700

8.8 Port 8

8.8.1 Overview

Port 8 is an 8-bit I/O port configured as shown in figure 8.7.




Figure 8.7 Port 8 Pin Configuration

8.8.2 Register Configuration and Description

Table 8.20 shows the port 8 register configuration.

Table 8.20 Port 8 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 8	PDR8	R/W	H'00	H'FFDB
Port control register 8	PCR8	W	H'00	H'FFEB

Rev. 7.00 Mar 10, 2005 page 225 of 652 REJ09B0042-0700

Port Data Register 8 (PDR8)

Bit	7	6	5	4	3	2	1	0
	P87	P8 ₆	P8 ₅	P84	P83	P8 ₂	P8 ₁	P80
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR8 is an 8-bit register that stores data for port 8 pins $P8_7$ to $P8_0$. If port 8 is read while PCR8 bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. If port 8 is read while PCR8 bits are cleared to 0, the pin states are read.

Upon reset, PDR8 is initialized to H'00.

Port Control Register 8 (PCR8)

Bit	7	6	5	4	3	2	1	0
	PCR87	PCR8 ₆	PCR85	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁	PCR80
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR8 is an 8-bit register for controlling whether the port 8 pins $P8_7$ to $P8_0$ functions as an input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR8 and PDR8 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR8 is initialized to H'00.

PCR8 is a write-only register, which is always read as all 1s.

Rev. 7.00 Mar 10, 2005 page 226 of 652 REJ09B0042-0700

8.8.3 Pin Functions

Table 8.21 shows the port 8 pin functions.

Table 8.21Port 8 Pin Functions

Pin	Pin Functions and	d Selection Method						
P8 ₇ /SEG ₃₂ to	The pin function depends on bits $PCR8_7$ to $PCR8_0$ in $PCR8$ and bits SGS3 to SGS0 in LPCR.							
P80/SEG25	P87 to P84			(n = 7 to 4)				
	SGS3 to SGS0	Other than 1000, 100 1101, 11	1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111					
	PCR8 _n	0	1	*				
	Pin function	P8 _n input pin P8 _n output pin		SEG _{n+25} output pin				
	P8 ₃ to P8 ₀			(m = 3 to 0)				
	SGS3 to SGS0	Other than 0111, 100 1100, 11	0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110					
	PCR8 _m	0	1	*				
	Pin function	P8 _m input pin	P8 _m output pin	SEG _{m+25} output pin				

*: Don't care

8.8.4 Pin States

Table 8.22 shows the port 8 pin states in each operating mode.

Table 8.22 Port 8 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$P8_7/SEG_{32}$ to $P8_0/SEG_{25}$	High- impedance		Retains previous state	High- impedance		Functional	Functional

Rev. 7.00 Mar 10, 2005 page 227 of 652 REJ09B0042-0700

8.9 Port 9

8.9.1 Overview

Port 9 is a 6-bit output port, configured as shown in figure 8.8.




Figure 8.8 Port 9 Pin Configuration

Rev. 7.00 Mar 10, 2005 page 228 of 652 REJ09B0042-0700

8.9.2 Register Configuration and Description

Table 8.23 shows the port 9 register configuration.

Table 8.23 Port 9 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 9	PDR9	R/W	H'FF	H'FFDC
Port mode register 9	PMR9	R/W	_	H'FFEC

Port Data Register 9 (PDR9)

Bit	7	6	5	4	3	2	1	0
	_	—	P9 ₅	P94	P93	P92	P9 ₁	P9 ₀
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	R/W

PDR9 is an 8-bit register that stores data for port 9 pins P95 to P90.

Upon reset, PDR9 is initialized to H'FF.

Port Mode Register 9 (PMR9)

Bit	7	6	5	4	3	2	1	0
	_		_	_	PIOFF/—*		PWM ₂	PWM ₁
Initial value	1	1	1	1	0		0	0
Read/Write					R/W	W	R/W	R/W

Note: * Readable/writable reserved bit in the H8/38024S Group and H8/38124 Group.

PMR9 is an 8-bit read/write register controlling the selection of the P9₀ and P9₁ pin functions.

Rev. 7.00 Mar 10, 2005 page 229 of 652 REJ09B0042-0700

Bit 3— P92 to P90 Step-Up Circuit Control (PIOFF)


Bit 3 turns the $P9_2$ to $P9_0$ step-up circuit on and off. This bit is reserved in the H8/38024S Group and H8/38124 Group.

Bit 3 PIOFF	Description					
0	Large-current port step-up	circuit is turned on	(initial value)			
1	Large-current port step-up	circuit is turned off				
Note:		nd mask ROM version, and the HD64F3802 ollowed when accessing the PIOFF bit.	24R, the			
	NMOS is off (port data set to 1). A PIOFF to 0 and then after waiting data cleared to 0). If 30 system c	Fircuit on or off, always write to the register of Also, when turning on the voltage boost circ 3 30 system clock cycles turn on the buffer l lock cycles have not elapsed the voltage bo be possible to produce a large current flow,	cuit, first clear NMOS (port post circuit will			
	In the HD64F38024, the following PIOFF bit.	g precautions should be followed when acco	essing the			
	In the HD64F38024, if port data bits are cleared from 1 to 0 while the PIOFF bit is set to 1 repeated charge-discharge cycles will occur in the voltage boost circuit, causing the curre consumption to rise and fall cyclically. The amount of rise in the current consumption in th case is between several tens of μ A and 100 μ A above the normal level. Therefore, the following points should be kept in mind.					
	(1) Not Using Subclock					
	Regardless of whether or not value (0) and not changed.	port 9 is used, the PIOFF bit should be left	at its initial			
	(2) Not Using Port 9					
	set to 1. In the latter case the	changed with the PIOFF bit either at its initia e current consumption will vary, due to the in at circuit, by about 1 μA (standby mode or w	ntermittent			
	(3) Using Port 9 with PIOFF Alwa	ays Cleared to 0				
	generate a large current glow operation of the voltage boos	is in which the voltage boost circuit is used v, or an increase in current consumption du at circuit is permissible even in the standby case the PIOFF bit should be left at its initi	e to the mode or watch			
	(4) Using Port 9 with PIOFF Set	to 1				
	bit due to operating condition because no large current is re	is in which it is necessary to change the values or where it is desirable to keep the PIOFF equired (for example, shutting down the volumption in the watch mode). In this case, c	F bit set to 1 tage boost			

Rev. 7.00 Mar 10, 2005 page 230 of 652 REJ09B0042-0700

from 1 to 0 only when the PIOFF bit is cleared to 0. Also, if a large current flow is required, the PIOFF bit should be set to 1 and all the port data bits set to 1. Then clear PIOFF to 0 and, after allowing 30 clock cycles to permit stabilization of the voltage boost circuit, clear the port data bits to 0. If time is not provided to allow the voltage boost circuit to stabilize, it will not be possible to produce a large current flow. There are no such restrictions when setting port data bits from 0 to 1, regardless of the size of the current flow. To shut down the voltage boost circuit, set PIOFF to 1 after programming the port data bits. An example of the sequence of steps is provided below.

(Example Procedure) Shutting Down the in the Watch Mode without a Large Current Flow to Port 9



Bit 2—Reserved

This bit is reserved; it can only be written with 0.

Bits 1 and 0—P9n/PWM Pin Function Switches

These pins select whether pin P9n/PWMn+1 is used as P9n or as PWMn+1.

Bit n WKPn+1	Description	
0	Functions as P9n output pin	(initial value)
1	Functions as PWM _{n+1} output pin	

(n = 0 or 1)

Rev. 7.00 Mar 10, 2005 page 231 of 652 REJ09B0042-0700

8.9.3 **Pin Functions**

Table 8.24 shows the port 9 pin functions.

Table 8.24Port 9 Pin Functions

Pin	

Pin Functions and Selection Method	

P9₃/V_{ref}*

VREFSEL	0	1
Pin function	P93 output pin	V _{ref} input pin

P9 ₁ /PWM _{n+1} to			(n = 1 or 0)
P9 ₀ /PWM _{n+1}	PMR9 _n	0	1
	Pin function	P9 _n output pin	PWM _{n+1} output pin

Note: * The V_{ref} pin is the input pin for the LVD's external reference voltage. It is implemented on the H8/38124 Group only.

8.9.4 Pin States

Table 8.25 shows the port 9 pin states in each operating mode.

Table 8.25Port 9 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$\begin{array}{l} P9_5 \text{ to } P9_2 \\ P9_n/PWM_{n+1} \text{ to} \\ P9_n/PWM_{n+1} \end{array}$	High- impedance	Retains previous state		High- impedance	Retains previous state	Functional	Functional

(n = 1 or 0)

Rev. 7.00 Mar 10, 2005 page 232 of 652 REJ09B0042-0700

8.10 Port A

8.10.1 Overview

Port A is a 4-bit I/O port, configured as shown in figure 8.9.




Figure 8.9 Port A Pin Configuration

8.10.2 Register Configuration and Description

Table 8.26 shows the port A register configuration.

Table 8.26 Port A Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register A	PDRA	R/W	H'F0	H'FFDD
Port control register A	PCRA	W	H'F0	H'FFED

Port Data Register A (PDRA)

Bit	7	6	5	4	3	2	1	0
					PA ₃	PA ₂	PA ₁	PA ₀
Initial value	1	1	1	1	0	0	0	0
Read/Write		_	_		R/W	R/W	R/W	R/W

PDRA is an 8-bit register that stores data for port A pins PA_3 to PA_0 . If port A is read while PCRA bits are set to 1, the values stored in PDRA are read, regardless of the actual pin states. If port A is read while PCRA bits are cleared to 0, the pin states are read.

Upon reset, PDRA is initialized to H'F0.

Rev. 7.00 Mar 10, 2005 page 233 of 652 REJ09B0042-0700

Port Control Register A (PCRA)

Bit	7	6	5	4	3	2	1	0
					PCRA ₃	PCRA ₂	PCRA ₁	PCRA ₀
Initial value	1	1	1	1	0	0	0	0
Read/Write	—	—		—	W	W	W	W

PCRA controls whether each of port A pins PA_3 to PA_0 functions as an input pin or output pin. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCRA and PDRA settings are valid when the corresponding pins are designated for general-purpose input/output by LPCR.

Upon reset, PCRA is initialized to H'F0.

PCRA is a write-only register, which is always read as all 1s.

Rev. 7.00 Mar 10, 2005 page 234 of 652 REJ09B0042-0700

8.10.3 Pin Functions

Table 8.27 shows the port A pin functions.

Table 8.27Port A Pin Functions

Pin	Pin Functions and	Selection Method							
PA ₃ /COM ₄	The pin function depends on bit PCRA ₃ in PCRA and bits SGS3 to SGS0.								
	SGS3 to SGS0	0000	0000	Not 0000					
	PCRA ₃	0	1	*					
	Pin function	PA_3 input pin	PA ₃ output pin	COM ₄ output pin					
PA ₂ /COM ₃	The pin function dep	pends on bit PCRA ₂	in PCRA and bits SC	GS3 to SGS0.					
	SGS3 to SGS0	0000	0000	Not 0000					
	PCRA ₂	0	1	*					
	Pin function	Inction PA ₂ input pin PA ₂ output pin		COM ₃ output pin					
PA ₁ /COM ₂	The pin function depends on bit PCRA ₁ in PCRA and bits SGS3 to SGS0.								
	SGS3 to SGS0	0000	0000	Not 0000					
	PCRA ₁	0	1	*					
	Pin function	PA1 input pin	PA ₁ output pin	COM ₂ output pin					
PA ₀ /COM ₁	The pin function dep	pends on bit PCRA ₀	in PCRA and bits SC	SS3 to SGS0.					
	SGS3 to SGS0	00	000	Not 0000					
	PCRA ₀	0	1	*					
	Pin function	PA ₀ input pin PA ₀ output pi		COM ₁ output pin					
	<u> </u>	•••							

*: Don't care

Rev. 7.00 Mar 10, 2005 page 235 of 652 REJ09B0042-0700

8.10.4 Pin States

Table 8.28 shows the port A pin states in each operating mode.

Table 8.28Port A Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
	High- impedance		Retains previous state	High- impedance	Retains previous state	Functional	Functional

Rev. 7.00 Mar 10, 2005 page 236 of 652 REJ09B0042-0700

8.11 Port B

8.11.1 Overview

Port B is an 8-bit input-only port, configured as shown in figure 8.10.




Figure 8.10 Port B Pin Configuration

8.11.2 Register Configuration and Description

Table 8.29 shows the port B register configuration.

Table 8.29Port B Register

Name	Abbr.	R/W	Initial Value	Address
Port data register B	PDRB	R	—	H'FFDE
Port mode register B	PMRB	R/W	H'F7	H'FFEE

Rev. 7.00 Mar 10, 2005 page 237 of 652 REJ09B0042-0700

Port Data Register B (PDRB)

Bit	7	6	5	4	3	2	1	0
	PB ₇	PB_6	PB_5	PB ₄	PB_3	PB ₂	PB ₁	PB ₀
Read/Write	R	R	R	R	R	R	R	R

Reading PDRB always gives the pin states. However, if a port B pin is selected as an analog input channel for the A/D converter by AMR bits CH3 to CH0, that pin reads 0 regardless of the input voltage.

Port Mode Register B (PMRB)

Bit	7	6	5	4	3	2	1	0
					IRQ1			
Initial value	1	1	1	1	0	1	1	1
Read/Write	_		_		R/W	_	_	_

PMRB is an 8-bit read/write register controlling the selection of the PB_3 pin function. Upon reset, PMRB is initialized to H'F7.

Bits 7 to 4 and 2 to 0—Reserved

Bits 7 to 4 and 2 to 0 are reserved; they are always read as 1 and cannot be modified.

Bit 3—PB₃/AN₃/IRQ₁ Pin Function Switch (IRQ1)

These bits select whether pin PB₃/AN₃/ \overline{IRQ}_1 is used as PB₃/AN₃ or as \overline{IRQ}_1 /TMIC.

Bit 3 IRQ1	Description	
0	Functions as PB ₃ /AN ₃ input pin	(initial value)
1	Functions as IRQ ₁ /TMIC input pin	

Note: Rising or falling edge sensing can be selected for the $\overline{IRQ}_1/TMIC$ pin.

For TMIC pin setting information, see the Timer More Register C (TMC) description in section 9.3.2, Register Descriptions.

Rev. 7.00 Mar 10, 2005 page 238 of 652 REJ09B0042-0700

8.11.3 Pin Functions

Table 8.30 shows the port B pin functions.

Table 8.30Port B Pin Functions

Pin	Pin Functions and	Selection Met	hod				
PB ₇ /AN ₇	The pin function depends on bits CH3 to CH0 in AMR.						
	CH3 to CH0	Not 1011			1011		
	Pin function	PB ₇ in	put pin	A	N ₇ inp	out pin	
PB ₆ /AN ₆	The pin function de	pends on bits C	H3 to CH0 in A	MR.			
	CH3 to CH0	Not	1010		10	10	
	Pin function	PB ₆ in	put pin	A	N ₆ inp	out pin	
PB ₅ /AN ₅	The pin function de	pends on bits C	H3 to CH0 in A	MR.			
	CH3 to CH0	Not	1001		10	01	
	Pin function	PB₅ input pin		AN₅ input pin			
PB ₄ /AN ₄	The pin function depends on bits CH3 to CH0 in AMR.						
	CH3 to CH0	Not 1000		1000			
	Pin function	PB ₄ input pin		AN₄ input pin			
PB₃/AN₃/ĪRQ₁/ TMIC	The pin function depends on bits CH3 to CH0 in AMR and bit IRQ1 in PMRB and bits TMC2 to TMC0 in TMC.						
	IRQ ₁	0		1			
	CH3 to CH0	Not 0111	0111		*	*	
	TMC2 to TMC0	*		Not 11	1	111	
	Pin function	PB ₃ input pin	AN3 input pin	IRQ₁ inpu	ıt pin	TMIC input pin	
		⊥ in is used as the IRQ1 interrupt.	e TMIC input pi	n, clear IEN	N1 to	0 in IENR1 to	
PB ₂ /AN ₂	The pin function de	pends on bits C	H3 to CH0 in A	MR.			
	CH3 to CH0		Not 0110		0110		
	Pin function	F	PB ₂ input pin			N ₂ input pin	

Rev. 7.00 Mar 10, 2005 page 239 of 652 REJ09B0042-0700


Pin	Pin Functions and Selection Method					
PB ₁ /AN ₁ /extU	Switching is accomplished by combining CH3 to CH0 in AMR and VINTUSEL in LVDCR as shown below. Note that VINTUSEL is implemented on the H8/38124 Group only.					
	VINTUSEL	()	1		
	CH3 to CH0	Not B'0101	B'0101	*		
	Pin function PB1 input pin AN1 input pin					
	Note: The extU pir	is implemented on	the H8/38124 Group	only.		
PB ₀ /AN ₀ /extD	PB ₀ /AN ₀ /extD Switching is accomplished by combining CH3 to CH0 in AMR and VINTD LVDCR as shown below. Note that VINTDSEL is implemented on the H8/ Group only.					
	VINTDSEL	()	1		
	CH3 to CH0	Not B'0100	B'0100	*		
	Pin function	PB ₀ input pin	AN ₀ input pin	extD input pin		
	Note: The extD pin is implemented on the H8/38124 Group only.					


*: Don't care

8.12 Input/Output Data Inversion Function

8.12.1 Overview

With input pin RXD₃₂ and output pin TXD₃₂, the data can be handled in inverted form.





Rev. 7.00 Mar 10, 2005 page 240 of 652 REJ09B0042-0700

8.12.2 Register Configuration and Descriptions

Table 8.31 shows the registers used by the input/output data inversion function.

Table 8.31 Register Configuration

Name	Abbr.	R/W	Address
Serial port control register	SPCR	R/W	H'FF91

Serial Port Control Register (SPCR)

Bit	7	6	5	4	3	2	1	0
	—	—	SPC32	—	SCINV3	SCINV2		—
Initial value	1	1	0		0	0	_	_
Read/Write	—		R/W	W	R/W	R/W	W	W

SPCR is an 8-bit readable/writable register that performs RXD_{32} and TXD_{32} pin input/output data inversion switching.

Bits 7 and 6—Reserved

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5—P4₂/TXD₃₂ Pin Function Switch (SPC32)

This bit selects whether pin $P4_2/TXD_{32}$ is used as $P4_2$ or as TXD_{32} .

Bit 5 SPC32	Description	
0	Functions as P4 ₂ I/O pin	(initial value)
1	Functions as TXD ₃₂ output pin*	

Note: * Set the TE bit in SCR3 after setting this bit to 1.

Bit 4—Reserved

Bit 4 is reserved; it can only be written with 0.

Rev. 7.00 Mar 10, 2005 page 241 of 652 REJ09B0042-0700

Bit 3—TXD₃₂ Pin Output Data Inversion Switch

Bit 3 specifies whether or not TXD_{32} pin output data is to be inverted.

Bit 3 SCINV3	Description	
0	TXD_{32} output data is not inverted	(initial value)
1	TXD ₃₂ output data is inverted	

Bit 2—RXD₃₂ Pin Input Data Inversion Switch

Bit 2 specifies whether or not RXD₃₂ pin input data is to be inverted.

Bit 2 SCINV2	Description	
0	RXD ₃₂ input data is not inverted	(initial value)
1	RXD ₃₂ input data is inverted	

Bits 1 and 0—Reserved

Bits 1 and 0 are reserved; they can only be written with 0.

8.12.3 Note on Modification of Serial Port Control Register

When a serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying a serial port control register, do so in a state in which data changes are invalidated.

Rev. 7.00 Mar 10, 2005 page 242 of 652 REJ09B0042-0700

8.13 Application Note

8.13.1 The Management of the Un-Use Terminal

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, handle it in one of the following ways:
 - Pull it up to V_{CC} with an on-chip pull-up MOS.
 - Pull it up to V_{CC} with an external resistor of approximately 100 k $\Omega.$
 - Pull it down to V_{SS} with an external resistor of approximately 100 k Ω .
 - For a pin also used by the A/D converter, pull it up to AV_{CC} .
- If an unused pin is an output pin, handle it in one of the following ways:
 - Set the output of the unused pin to high and pull it up to V_{CC} with an on-chip pull-up MOS.
 - Set the output of the unused pin to high and pull it up to V_{CC} with an external resistor of approximately 100 k Ω .
 - Set the output of the unused pin to low and pull it down to GND with an external resistor of approximately 100 k Ω .

Rev. 7.00 Mar 10, 2005 page 243 of 652 REJ09B0042-0700

Rev. 7.00 Mar 10, 2005 page 244 of 652 REJ09B0042-0700

Section 9 Timers

9.1 Overview

This LSI provides six timers: timers A, C, F, G, and a watchdog timer, and an asynchronous event counter. The functions of these timers are outlined in table 9.1.

Table 9.1Timer Functions

Name	Fu	inctions	Internal Clock	Event Input Pin	Waveform Output Pin	Remarks
Timer A	•	8-bit timer	φ/8 to φ/8192	—	_	
	•	Interval function	(8 choices)			
	•	Time base	$\phi_W/128$ (choice of 4 overflow periods)	_		
Timer C	•	8-bit timer	φ/4 to φ/8192, φ _W /4	TMIC	_	Up-count/
	•	Interval function	(7 choices)			down-count
	•	Event counting function				controllable by software or hardware
	•	Up-count/down-count selectable				
Timer F	٠	 16-bit timer 	φ/4 to φ/32, φ _W /4 (4 choices)	TMIF	TMOFL TMOFH	
	•	Event counting function				
	•	 Also usable as two independent 8-bit timers 				
	•	Output compare output function				
Timer G	•	8-bit timer	φ/2 to φ/64, φ _w /4 (4 choices)	TMIG	_	Counter
	٠	Input capture function				clearing option
	•	Interval function				Built-in capture input signal noise canceler
Watchdog timer*	•	Reset signal generated when 8-bit counter overflows	ф/8192 ф _W /32	_	_	H8/38024, H8/38024S, H8/38024R Group
			∲/64 to ∲/8192 _{∲w} /32 On-chip oscillator	_		H8/38124 Group

Rev. 7.00 Mar 10, 2005 page 245 of 652 REJ09B0042-0700

Section 9 Timers

Name	Fu	nctions	Internal Clock	Event Input Pin	Waveform Output Pin	Remarks
Asynchro-	•	16-bit counter	φ/2 to φ/8	AEVL	_	
nous event counter	•	Also usable as two independent 8-bit counters	(3 choices)	AEVH IRQAEC		
	•	Counts events asynchronous to ϕ and ϕw				
	•	Can count asynchronous events (rising/falling/both edges) independ-ently of the MCU's internal clock				

Note: * The watchdog timer functions differently on the H8/38024, H8/38024S, H8/38024R Group and H8/38124 Group. See section 9.6, Watchdog Timer, for details.

9.2 Timer A

9.2.1 Overview

Timer A is an 8-bit timer with interval timing and real-time clock time-base functions. The clock time-base function is available when a 32.768 kHz crystal resonator is connected as the subclock.

Features

Features of timer A are given below.

- Choice of eight internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128, φ/32, φ/8).
- Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used as a clock time base (using a 32.768 kHz crystal resonator is connected as the subclock).
- An interrupt is requested when the counter overflows.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

Rev. 7.00 Mar 10, 2005 page 246 of 652 REJ09B0042-0700

Block Diagram

Figure 9.1 shows a block diagram of timer A.




Figure 9.1 Block Diagram of Timer A

Rev. 7.00 Mar 10, 2005 page 247 of 652 REJ09B0042-0700

Register Configuration

Table 9.2 shows the register configuration of timer A.

Table 9.2Timer A Registers

Name	Abbr.	R/W	Initial Value	Address
Timer mode register A	TMA	R/W	—	H'FFB0
Timer counter A	TCA	R	H'00	H'FFB1
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.2.2 Register Descriptions

Timer Mode Register A (TMA)

Bit	7	6	5	4	3	2	1	0
					ТМАЗ	TMA2	TMA1	TMA0
Initial value				1	0	0	0	0
Read/Write	W	W	W		R/W	R/W	R/W	R/W

TMA is an 8-bit read/write register for selecting the prescaler, and input clock.

Bits 7 to 5—Reserved

Bits 7 to 5 are reserved; only 0 can be written to these bits.

Bit 4—Reserved

Bit 4 is reserved; it is always read as 1, and cannot be modified.

Rev. 7.00 Mar 10, 2005 page 248 of 652 REJ09B0042-0700

Bits 3 to 0—Internal Clock Select (TMA3 to TMA0)

				Description	
Bit 3 TMA3	Bit 2 TMA2	Bit 1 TMA1	Bit 0 TMA0	Prescaler and Divider Ratio or Overflow Period	Function
0	0	0	0	PSS, φ/8192 (initial value)	Interval timer
			1	PSS,	_
		1	0	PSS,	=
			1	PSS,	=
	1	0	0	PSS,	-
			1	PSS,	=
		1	0	PSS,	=
			1	PSS, φ/8	_
1	0	0	0	PSW, 1 s	Clock time
			1	PSW, 0.5 s	base
		1	0	PSW, 0.25 s	(when using
			1	PSW, 0.03125 s	32.768 kHz)
	1	0	0	PSW and TCA are reset	-
			1	_	
		1	0	—	
			1	—	

Bits 3 to 0 select the clock input to TCA. The selection is made as follows.

Rev. 7.00 Mar 10, 2005 page 249 of 652 REJ09B0042-0700

Timer Counter A (TCA)

Bit	7	6	5	4	3	2	1	0
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCA is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register A (TMA). TCA values can be read by the CPU in active mode, but cannot be read in subactive mode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is set to 1.

TCA is cleared by setting bits TMA3 and TMA2 of TMA to 11.

Upon reset, TCA is initialized to H'00.

Clock Stop Register 1 (CKSTPR1)

Bit:	7	6	5	4	3	2	1	0
		_	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value:	1	1	1	1	1	1	1	1
Read/Write:	—	—	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer A is described here. For details of the other bits, see the sections on the relevant modules.

Bit 0—Timer A Module Standby Mode Control (TACKSTP)

Bit 0 controls setting and clearing of module standby mode for timer A.

TACKSTP Description

0	Timer A is set to module standby mode	
1	Timer A module standby mode is cleared	(initial value)

Rev. 7.00 Mar 10, 2005 page 250 of 652 REJ09B0042-0700

9.2.3 Timer Operation

Interval Timer Operation

When bit TMA3 in timer mode register A (TMA) is cleared to 0, timer A functions as an 8-bit interval timer.

Upon reset, TCA is cleared to H'00 and bit TMA3 is cleared to 0, so up-counting and interval timing resume immediately. The clock input to timer A is selected by bits TMA2 to TMA0 in TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A to overflow, setting bit IRRTA to 1 in interrupt request register 1 (IRR1). If IENTA = 1 in interrupt enable register 1 (IENR1), a CPU interrupt is requested.*

At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A functions as an interval timer that generates an overflow output at intervals of 256 input clock pulses.

Note: * For details on interrupts, see section 3.3, Interrupts.

Real-Time Clock Time Base Operation

When bit TMA3 in TMA is set to 1, timer A functions as a real-time clock time base by counting clock signals output by prescaler W. The overflow period of timer A is set by bits TMA1 and TMA0 in TMA. A choice of four periods is available. In time base operation (TMA3 = 1), setting bit TMA2 to 1 clears both TCA and prescaler W to their initial values of H'00.

Rev. 7.00 Mar 10, 2005 page 251 of 652 REJ09B0042-0700

9.2.4 Timer A Operation States

Table 9.3 summarizes the timer A operation states.

Table 9.3Timer A Operation States

Oper	ation Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
TCA	Interval	Reset	Functions	Functions	Halted	Halted	Halted	Halted	Halted
	Clock time base	Reset	Functions	Functions	Functions	Functions	Functions	Halted	Halted
TMA		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: When the real-time clock time base function is selected as the internal clock of TCA in active mode or sleep mode, the internal clock is not synchronous with the system clock, so it is synchronized by a synchronizing circuit. This may result in a maximum error of $1/\phi$ (s) in the count cycle.

9.2.5 Application Note

When bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) is cleared to 0, bit 3 (TMA3) of the timer mode register A (TMA) cannot be rewritten.

Set bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) to 1 before rewriting bit 3 (TMA3) of the timer mode register A (TMA).

Rev. 7.00 Mar 10, 2005 page 252 of 652 REJ09B0042-0700

9.3 Timer C

9.3.1 Overview

Timer C is an 8-bit timer that increments or decrements each time a clock pulse is input. This timer has two operation modes, interval and auto reload.

Features

Features of timer C are given below.

- Choice of seven internal clock sources ($\phi/8192$, $\phi/2048$, $\phi/512$, $\phi/64$, $\phi/16$, $\phi/4$, $\phi_W/4$) or an external clock (can be used to count external events).
- An interrupt is requested when the counter overflows.
- Up/down-counter switching is possible by hardware or software.
- Subactive mode or subsleep mode operation is possible when $\phi_W/4$ is selected as the internal clock, or when an external clock is selected.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

Rev. 7.00 Mar 10, 2005 page 253 of 652 REJ09B0042-0700

Block Diagram

Figure 9.2 shows a block diagram of timer C.




Figure 9.2 Block Diagram of Timer C

Pin Configuration

Table 9.4 shows the timer C pin configuration.

Table 9.4Pin Configuration

Name	Abbr.	I/O	Function
Timer C event input	TMIC	Input	Input pin for event input to TCC
Timer C up/down select	UD	Input	Timer C up/down-count selection

Rev. 7.00 Mar 10, 2005 page 254 of 652 REJ09B0042-0700

Register Configuration

Table 9.5 shows the register configuration of timer C.

Table 9.5Timer C Registers

Name	Abbr.	R/W	Initial Value	Address
Timer mode register C	TMC	R/W	H'18	H'FFB4
Timer counter C	TCC	R	H'00	H'FFB5
Timer load register C	TLC	W	H'00	H'FFB5
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.3.2 Register Descriptions

Timer Mode Register C (TMC)

Bit	7	6	5	4	3	2	1	0
	TMC7	TMC6	TMC5	_		TMC2	TMC1	TMC0
Initial value	0	0	0	1	1	0	0	0
Read/Write	R/W	R/W	R/W	—	—	R/W	R/W	R/W

TMC is an 8-bit read/write register for selecting the auto-reload function and input clock, and performing up/down-counter control.

Upon reset, TMC is initialized to H'18.

Bit 7—Auto-Reload Function Select (TMC7)

Bit 7 selects whether timer C is used as an interval timer or auto-reload timer.

Bit 7 TMC7	Description	
0	Interval timer function selected	(initial value)
1	Auto-reload function selected	

Rev. 7.00	Mar 10, 2005	page 255 of 652
	R	EJ09B0042-0700

Bits 6 and 5—Counter Up/Down Control (TMC6, TMC5)

Selects whether TCC up/down control is performed by hardware using UD pin input, or whether TCC functions as an up-counter or a down-counter.

Bit 6 TMC6	Bit 5 TMC5	Description	
0	0	TCC is an up-counter	(initial value)
0	1	TCC is a down-counter	
1	*	Hardware control by UD pin input UD pin input high: Down-counter UD pin input low: Up-counter	

*: Don't care

Bits 4 and 3—Reserved

Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified.

Bits 2 to 0—Clock Select (TMC2 to TMC0)

Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising or falling edge can be selected.

Bit 2 TMC2	Bit 1 TMC1	Bit 0 TMC0	Description	
0	0	0	Internal clock:	(initial value)
0	0	1	Internal clock:	
0	1	0	Internal clock: https://www.science.com Internal clock: Internal clock: Internal clock: Internal clock:	

Note: * The edge of the external event signal is selected by bit IEG1 in the IRQ edge select register (IEGR). See IRQ Edge Select Register (IEGR) in section 3.3.2 for details. IRQ1 in port mode register B (PMRB) must be set to 1 before setting 111 in bits TMC2 to TMC0.

Rev. 7.00 Mar 10, 2005 page 256 of 652 REJ09B0042-0700

Timer Counter C (TCC)

Bit	7	6	5	4	3	2	1	0
	TCC7	TCC6	TCC5	TCC4	TCC3	TCC2	TCC1	тсс0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCC is an 8-bit read-only up/down-counter, which is incremented or decremented by internal clock or external event input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in timer mode register C (TMC). TCC values can be read by the CPU at any time.

When TCC overflows from H'FF to H'00 or to the value set in TLC, or underflows from H'00 to H'FF or to the value set in TLC, the IRRTC bit in IRR2 is set to 1.

TCC is allocated to the same address as TLC.

Upon reset, TCC is initialized to H'00.

Timer Load Register C (TLC)

Bit	7	6	5	4	3	2	1	0
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1	TLC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

TLC is an 8-bit write-only register for setting the reload value of timer counter C (TCC).

When a reload value is set in TLC, the same value is loaded into timer counter C as well, and TCC starts counting up/down from that value. When TCC overflows or underflows during operation in auto-reload mode, the TLC value is loaded into TCC. Accordingly, overflow/underflow period can be set within the range of 1 to 256 input clocks.

The same address is allocated to TLC as to TCC.

Upon reset, TLC is initialized to H'00.

Rev. 7.00 Mar 10, 2005 page 257 of 652 REJ09B0042-0700

Renesas

Clock Stop Register 1 (CKSTPR1)

Bit:	7	6	5	4	3	2	1	0
	_		S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value:	1	1	1	1	1	1	1	1
Read/Write:	_	_	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer C is described here. For details of the other bits, see the sections on the relevant modules.

Bit 1—Timer C Module Standby Mode Control (TCCKSTP)

Bit 1 controls setting and clearing of module standby mode for timer C.

TCCKSTP	Description	
0	Timer C is set to module standby mode	
1	Timer C module standby mode is cleared	(initial value)

9.3.3 Timer Operation

. ..

Interval Timer Operation

When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as an 8-bit interval timer.

Upon reset, TCC is initialized to H'00 and TMC to H'18, so TCC continues up-counting as an interval up-counter without halting immediately after a reset. The timer C operating clock is selected from seven internal clock signals output by prescalers S and W, or an external clock input at pin TMIC. The selection is made by bits TMC2 to TMC0 in TMC.

TCC up/down-count control can be performed either by software or hardware. The selection is made by bits TMC6 and TMC5 in TMC.

After the count value in TCC reaches H'FF (H'00), the next clock input causes timer C to overflow (underflow), setting bit IRRTC in IRR2 to 1. If IENTC = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested.

At overflow (underflow), TCC returns to H'00 (H'FF) and starts counting up (down) again.

Rev. 7.00 Mar 10, 2005 page 258 of 652 REJ09B0042-0700

During interval timer operation (TMC7 = 0), when a value is set in timer load register C (TLC), the same value is set in TCC.

Note: For details on interrupts, see section 3.3, Interrupts.

Auto-Reload Timer Operation

Setting bit TMC7 in TMC to 1 causes timer C to function as an 8-bit auto-reload timer. When a reload value is set in TLC, the same value is loaded into TCC, becoming the value from which TCC starts its count.

After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C to overflow/underflow. The TLC value is then loaded into TCC, and the count continues from that value. The overflow/underflow period can be set within a range from 1 to 256 input clocks, depending on the TLC value.

The clock sources, up/down control, and interrupts in auto-reload mode are the same as in interval mode.

In auto-reload mode (TMC7 = 1), when a new value is set in TLC, the TLC value is also set in TCC.

Event Counter Operation

Timer C can operate as an event counter, counting rising or falling edges of an external event signal input at pin TMIC. External event counting is selected by setting bits TMC2 to TMC0 in timer mode register C (TMC) to all 1s (111). TCC counts up/down at the rising/falling edge of an external event signal input at pin TMIC.

When timer C is used to count external event input, bit IRQ1 in PMRB should be set to 1 and bit IEN1 in IENR1 cleared to 0 to disable interrupt IRQ1 requests.

TCC Up/Down Control by Hardware

With timer C, TCC up/down control can be performed by UD pin input. When bit TMC6 in TMC is set to 1, TCC functions as an up-counter when UD pin input is low, and as a down-counter when high.

When using UD pin input, set bit UD in PMR3 to 1.

Rev. 7.00 Mar 10, 2005 page 259 of 652 REJ09B0042-0700

Renesas

9.3.4 Timer C Operation States

Table 9.6 summarizes the timer C operation states.

Table 9.6Timer C Operation States

Opera	tion Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
тсс	Interval	Reset	Functions	Functions	Halted		Functions/ Halted*	Halted	Halted
	Auto reload	Reset	Functions	Functions	Halted		Functions/ Halted*	Halted	Halted
тмс		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: * When ϕ w/4 is selected as the TCC internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ ϕ (s). When the counter is operated in subactive mode or subsleep mode, either select ϕ w/4 as the internal clock or select an external clock. The counter will not operate on any other internal clock. If ϕ w/4 is selected as the internal clock for the counter when ϕ w/8 has been selected as subclock ϕ _{SUB}, the lower 2 bits of the counter operate on the same cycle, and the operation of the least significant bit is unrelated to the operation of the counter.

Rev. 7.00 Mar 10, 2005 page 260 of 652 REJ09B0042-0700

9.4 Timer F

9.4.1 Overview

Timer F is a 16-bit timer with a built-in output compare function. As well as counting external events, timer F also provides for counter resetting, interrupt request generation, toggle output, etc., using compare match signals. Timer F can also be used as two independent 8-bit timers (timer FH and timer FL).

Features

Features of timer F are given below.

- Choice of four internal clock sources (φ/32, φ/16, φ/4, φw/4) or an external clock (can be used as an external event counter)
- TMOFH/TMOFL pin toggle output provided using a single compare match signal (toggle output initial value can be set)
- Counter resetting by a compare match signal
- Two interrupt sources: one compare match, one overflow
- Can operate as two independent 8-bit timers (timer FH and timer FL) (in 8-bit mode).

	Timer FH 8-Bit Timer*	Timer FL 8-Bit Timer/Event Counter
Internal clock	Choice of 4 (\$\phi/32, \$\phi/16, \$\phi/4, \$\phiw/4\$)	
Event input	—	TMIF pin
Toggle output	One compare match signal, output to TMOFH pin(initial value settable)	One compare match signal, output to TMOFL pin (initial value settable)
Counter reset	Counter can be reset by compare mate	ch signal
Interrupt sources	One compare match One overflow	

Note: * When timer F operates as a 16-bit timer, it operates on the timer FL overflow signal.

- Operation in watch mode, subactive mode, and subsleep mode
 When \$\phiw/4\$ is selected as the internal clock, timer F can operate in watch mode, subactive mode, and subsleep mode.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

Rev. 7.00 Mar 10, 2005 page 261 of 652 REJ09B0042-0700

Block Diagram

Figure 9.3 shows a block diagram of timer F.




Figure 9.3 Block Diagram of Timer F

Rev. 7.00 Mar 10, 2005 page 262 of 652 REJ09B0042-0700

Pin Configuration

Table 9.7 shows the timer F pin configuration.

Table 9.7Pin Configuration

Name	Abbr.	I/O	Function
Timer F event input	TMIF	Input	Event input pin for input to TCFL
Timer FH output	TMOFH	Output	Timer FH toggle output pin
Timer FL output	TMOFL	Output	Timer FL toggle output pin

Register Configuration

Table 9.8 shows the register configuration of timer F.


Table 9.8Timer F Registers

Name	Abbr.	R/W	Initial Value	Address
Timer control register F	TCRF	W	H'00	H'FFB6
Timer control/status register F	TCSRF	R/W	H'00	H'FFB7
8-bit timer counter FH	TCFH	R/W	H'00	H'FFB8
8-bit timer counter FL	TCFL	R/W	H'00	H'FFB9
Output compare register FH	OCRFH	R/W	H'FF	H'FFBA
Output compare register FL	OCRFL	R/W	H'FF	H'FFBB
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

Rev. 7.00 Mar 10, 2005 page 263 of 652 REJ09B0042-0700

9.4.2 Register Descriptions

16-bit Timer Counter (TCF) 8-bit Timer Counter (TCFH) 8-bit Timer Counter (TCFL)



TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the upper 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters.

TCFH and TCFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.4.3, CPU Interface.

TCFH and TCFL are each initialized to H'00 upon reset.

a. 16-bit mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF input clock is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLRH in TCSRF. When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt request is sent to the CPU.

b. 8-bit mode (TCFL/TCFH)


When CKSH2 is set to 1 in TCRF, TCFH, and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF.

TCFH (TCFL) can be cleared in the event of a compare match by means of CCLRH (CCLRL) in TCSRF.

When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in TCSRF. If OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in IRR2, and if IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.

Rev. 7.00 Mar 10, 2005 page 264 of 652 REJ09B0042-0700

16-bit Output Compare Register (OCRF) 8-bit Output Compare Register (OCRFH) 8-bit Output Compare Register (OCRFL)



OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCRFL. In addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and OCRFL as the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers.

OCRFH and OCRFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.4.3, CPU Interface.

OCRFH and OCRFL are each initialized to H'FF upon reset.

a. 16-bit mode (OCRF)

When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin by means of compare matches, and the output level can be set (high or low) by means of TOLH in TCRF.

b. 8-bit mode (OCRFH/OCRFL)

When CKSH2 is set to 1 in TCRF, OCRFH, and OCRFL operate as two independent 8-bit registers. OCRFH contents are compared with TCFH, and OCRFL contents are with TCFL. When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is set to 1 in TCSRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENTFL) in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of compare matches, and the output level can be set (high or low) by means of TOLH (TOLL) in TCRF.

Rev. 7.00 Mar 10, 2005 page 265 of 652 REJ09B0042-0700

Timer Control Register F (TCRF)

Bit:	7	6	5	4	3	2	1	0
	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	W	W	W	W	W	W	W	W

TCRF is an 8-bit write-only register that switches between 16-bit mode and 8-bit mode, selects the input clock from among four internal clock sources or external event input, and sets the output level of the TMOFH and TMOFL pins.

TCRF is initialized to H'00 upon reset.

Bit 7—Toggle Output Level H (TOLH)

Bit 7 sets the TMOFH pin output level. The output level is effective immediately after this bit is written.

Bit 7 TOLH	Description	
0	Low level	(initial value)
1	High level	

Bits 6 to 4—Clock Select H (CKSH2 to CKSH0)

Bits 6 to 4 select the clock input to TCFH from among four internal clock sources or TCFL overflow.

Bit 6 CKSH2	Bit 5 CKSH1	Bit 4 CKSH0	Description	
0	0	0	16-bit mode, counting on TCFL overflow signal	(initial value)
0	0	1	_	
0	1	0		
0	1	1	Use prohibited	
1	0	0	Internal clock: counting on ¢/32	
1	0	1	Internal clock: counting on	
1	1	0	Internal clock: counting on	
1	1	1	Internal clock: counting on ϕ w/4	

Rev. 7.00 Mar 10, 2005 page 266 of 652 REJ09B0042-0700

Bit 3—Toggle Output Level L (TOLL)

Bit 3 sets the TMOFL pin output level. The output level is effective immediately after this bit is written.

Bit 3		
TOLL	Description	
0	Low level	(initial value)
1	High level	

Bits 2 to 0—Clock Select L (CKSL2 to CKSL0)

Bits 2 to 0 select the clock input to TCFL from among four internal clock sources or external event input.

Bit 2 CKSL2	Bit 1 CKSL1	Bit 0 CKSL0	Description
0	0	0	Counting on external event (TMIF) rising/falling edge*
0	0	1	(initial value)
0	1	0	—
0	1	1	Use prohibited
1	0	0	Internal clock: counting on $\phi/32$
1	0	1	Internal clock: counting on $\phi/16$
1	1	0	Internal clock: counting on $\phi/4$
1	1	1	Internal clock: counting on ϕ w/4

Note: * External event edge selection is set by IEG3 in the IRQ edge select register (IEGR). For details, see IRQ Edge Select Register (IEGR) in section 3.3.2.

Note that the timer F counter may increment if the setting of IRQ3 in port mode register 1 (PMR1) is changed from 0 to 1 or from 1 to 0 while the TMIF pin is low in order to change the TMIF pin function.

Rev. 7.00 Mar 10, 2005 page 267 of 652 REJ09B0042-0700

Timer Control/Status Register F (TCSRF)

Bit:	7	6	5	4	3	2	1	0
	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL
Initial value:	0	0	0	0	0	0	0	0

Note: * Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.

TCSRF is an 8-bit read/write register that performs counter clear selection, overflow flag setting, and compare match flag setting, and controls enabling of overflow interrupt requests.

TCSRF is initialized to H'00 upon reset.

Bit 7—Timer Overflow Flag H (OVFH)

Bit 7 is a status flag indicating that TCFH has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 7 OVFH	Description	
0	Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH	(initial value)
1	Setting condition: Set when TCFH overflows from H'FF to H'00	

Bit 6—Compare Match Flag H (CMFH)

Bit 6 is a status flag indicating that TCFH has matched OCRFH. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 6 CMFH	Description	
0	Clearing condition: After reading CMFH = 1, cleared by writing 0 to CMFH	(initial value)
1	Setting condition: Set when the TCFH value matches the OCRFH value	

Rev. 7.00 Mar 10, 2005 page 268 of 652 REJ09B0042-0700

Bit 5—Timer Overflow Interrupt Enable H (OVIEH)

Bit 5 selects enabling or disabling of interrupt generation when TCFH overflows.

Bit 5 OVIEH	Description	
0	TCFH overflow interrupt request is disabled	(initial value)
1	TCFH overflow interrupt request is enabled	

Bit 4—Counter Clear H (CCLRH)

In 16-bit mode, bit 4 selects whether TCF is cleared when TCF and OCRF match.

In 8-bit mode, bit 4 selects whether TCFH is cleared when TCFH and OCRFH match.

Bit 4 CCLRH	Description	
0	16-bit mode: TCF clearing by compare match is disabled 8-bit mode: TCFH clearing by compare match is disabled	(initial value)
1	16-bit mode: TCF clearing by compare match is enabled 8-bit mode: TCFH clearing by compare match is enabled	

Bit 3—Timer Overflow Flag L (OVFL)

Bit 3 is a status flag indicating that TCFL has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 3 OVFL	Description	
0	Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL	(initial value)
1	Setting condition: Set when TCFL overflows from H'FF to H'00	

Rev. 7.00 Mar 10, 2005 page 269 of 652 REJ09B0042-0700

Bit 2—Compare Match Flag L (CMFL)

Bit 2 is a status flag indicating that TCFL has matched OCRFL. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 2 CMFL	Description	
0	Clearing condition: After reading CMFL = 1, cleared by writing 0 to CMFL	(initial value)
1	Setting condition: Set when the TCFL value matches the OCRFL value	

Bit 1—Timer Overflow Interrupt Enable L (OVIEL)

Bit 1 selects enabling or disabling of interrupt generation when TCFL overflows.

Bit 1 OVIEL	Description	
0	TCFL overflow interrupt request is disabled	(initial value)
1	TCFL overflow interrupt request is enabled	

Bit 0—Counter Clear L (CCLRL)

Bit 0 selects whether TCFL is cleared when TCFL and OCRFL match.

Bit 0 CCLRL	Description	
0	TCFL clearing by compare match is disabled	(initial value)
1	TCFL clearing by compare match is enabled	

Rev. 7.00 Mar 10, 2005 page 270 of 652 REJ09B0042-0700

Clock Stop Register 1 (CKSTPR1)

Bit:	7	6	5	4	3	2	1	0
		_	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value:	1	1	1	1	1	1	1	1
Read/Write:	_	_	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer F is described here. For details of the other bits, see the sections on the relevant modules.

Bit 2—Timer F Module Standby Mode Control (TFCKSTP)

Bit 2 controls setting and clearing of module standby mode for timer F.

TFCKSTP	Description	
0	Timer F is set to module standby mode	
1	Timer F module standby mode is cleared	(initial value)

9.4.3 CPU Interface

TCF and OCRF are 16-bit read/write registers, but the CPU is connected to the on-chip peripheral modules by an 8-bit data bus. When the CPU accesses these registers, it therefore uses an 8-bit temporary register (TEMP).

When performing TCF read/write access or OCRF write access in 16-bit mode, data will not be transferred correctly if only the upper byte or only the lower byte is accessed. Access must be performed for all 16 bits (using two consecutive byte-size MOV instructions), and the upper byte must be accessed before the lower byte.

In 8-bit mode, there are no restrictions on the order of access.

Write Access

Write access to the upper byte results in transfer of the upper-byte write data to TEMP. Next, write access to the lower byte results in transfer of the data in TEMP to the upper register byte, and direct transfer of the lower-byte write data to the lower register byte.

Rev. 7.00 Mar 10, 2005 page 271 of 652 REJ09B0042-0700




Figure 9.4 shows an example in which H'AA55 is written to TCF.

Figure 9.4 Write Access to TCF (CPU \rightarrow TCF)


Rev. 7.00 Mar 10, 2005 page 272 of 652 REJ09B0042-0700


Read Access

In access to TCF, when the upper byte is read the upper-byte data is transferred directly to the CPU and the lower-byte data is transferred to TEMP. Next, when the lower byte is read, the lower-byte data in TEMP is transferred to the CPU.

In access to OCRF, when the upper byte is read the upper-byte data is transferred directly to the CPU. When the lower byte is read, the lower-byte data is transferred directly to the CPU.

Figure 9.5 shows an example in which TCF is read when it contains H'AAFF.





Rev. 7.00 Mar 10, 2005 page 273 of 652 REJ09B0042-0700

9.4.4 Operation

Timer F is a 16-bit counter that increments on each input clock pulse. The timer F value is constantly compared with the value set in output compare register F, and the counter can be cleared, an interrupt requested, or port output toggled, when the two values match. Timer F can also function as two independent 8-bit timers.

Timer F Operation

Timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation in each of these modes is described below.

a. Operation in 16-bit timer mode

When CKSH2 is cleared to 0 in timer control register F (TCRF), timer F operates as a 16-bit timer.

Following a reset, timer counter F (TCF) is initialized to H'0000, output compare register F (OCRF) to H'FFFF, and timer control register F (TCRF) and timer control/status register F (TCSRF) to H'00. The counter starts incrementing on external event (TMIF) input. The external event edge selection is set by IEG3 in the IRQ edge select register (IEGR).

The timer F operating clock can be selected from three internal clocks output by prescaler S or an external clock by means of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU, and at the same time, TMOFH pin output is toggled. If CCLRH in TCSRF is 1, TCF is cleared. TMOFH pin output can also be set by TOLH in TCRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU.

b. Operation in 8-bit timer mode

When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFH and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to CKSL0 in TCRF.

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in TCSRF. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU, and at the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL in TCSRF is 1, TCFH/TCFL is cleared. TMOFH pin/TMOFL pin output can also be set by TOLH/TOLL in TCRF.

When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCSRF. If OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an interrupt request is sent to the CPU.

Rev. 7.00 Mar 10, 2005 page 274 of 652 REJ09B0042-0700

TCF Increment Timing

TCF is incremented by clock input (internal clock or external event input).

a. Internal clock operation

Bits CKSH2 to CKSH0 or CKSL2 to CKSL0 in TCRF select one of four internal clock sources ($\phi/32$, $\phi/16$, $\phi/4$, or ϕ w/4) created by dividing the system clock (ϕ or ϕ w).

b. External event operation

External event input is selected by clearing CKSL2 to 0 in TCRF. TCF can increment on either the rising or falling edge of external event input. External event edge selection is set by IEG3 in the interrupt controller's IEGR register. An external event pulse width of at least 2 system clocks (ϕ) is necessary. Shorter pulses will not be counted correctly.

TMOFH/TMOFL Output Timing

In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output is toggled by the occurrence of a compare match. Figure 9.6 shows the output timing.




Figure 9.6 TMOFH/TMOFL Output Timing

Rev. 7.00 Mar 10, 2005 page 275 of 652 REJ09B0042-0700

TCF Clear Timing

TCF can be cleared by a compare match with OCRF.

Timer Overflow Flag (OVF) Set Timing

OVF is set to 1 when TCF overflows from H'FFFF to H'0000.

Compare Match Flag Set Timing

The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values match. The compare match signal is generated in the last state during which the values match (when TCF is updated from the matching value to a new value). When TCF matches OCRF, the compare match signal is not generated until the next counter clock.

Timer F Operation Modes

Timer F operation modes are shown in table 9.9.

Table 9.9Timer F Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
TCF	Reset	Functions	Functions	Functions/ Halted [*]	Functions/ Halted [*]	Functions/ Halted [*]	Halted	Halted
OCRF	Reset	Functions	Held	Held	Functions	Held	Held	Held
TCRF	Reset	Functions	Held	Held	Functions	Held	Held	Held
TCSRF	Reset	Functions	Held	Held	Functions	Held	Held	Held

Note: * When $\phi_w/4$ is selected as the TCF internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of $1/\phi$ (s). When the counter is operated in subactive mode, watch mode, or subsleep mode, $\phi_w/4$ must be selected as the internal clock. The counter will not operate if any other internal clock is selected.

Rev. 7.00 Mar 10, 2005 page 276 of 652 REJ09B0042-0700

9.4.5 Application Notes

The following types of contention and operation can occur when timer F is used.

16-bit Timer Mode

In toggle output, TMOFH pin output is toggled when all 16 bits match and a compare match signal is generated. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMOFL pin should be used as a port pin.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

Compare match flag CMFH is set when all 16 bits match and a compare match signal is generated. Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied.

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied when the lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

8-bit Timer Mode

a. TCFH, OCRFH

In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write.

If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. The compare match signal is output in synchronization with the TCFH clock.

If a TCFH write and overflow signal output occur simultaneously, the overflow signal is not output.

Rev. 7.00 Mar 10, 2005 page 277 of 652 REJ09B0042-0700

b. TCFL, OCRFL

In toggle output, TMOFL pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLL data is output to the TMOFL pin as a result of the TCRF write.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

Clear Timer FH, Timer FL Interrupt Request Flags (IRRTFH, IRRTFL), Timer Overflow Flags H, L (OVFH, OVFL) and Compare Match Flags H, L (CMFH, CMFL)

When $\phi w/4$ is selected as the internal clock, "Interrupt factor generation signal" will be operated with ϕw and the signal will be outputted with ϕw width. And, "Overflow signal" and "Compare match signal" are controlled with 2 cycles of ϕw signals. Those signals are outputted with 2 cycles width of ϕw (figure 9.7)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the term of validity of "Interrupt factor generation signal", same interrupt request flag is set. (figure 9.7 (1)) And, you cannot be cleared timer overflow flag and compare match flag during the term of validity of "Overflow signal" and "Compare match signal".

For interrupt request flag is set right after interrupt request is cleared, interrupt process to one time timer FH, timer FL interrupt might be repeated. (figure 9.7 (2)) Therefore, to definitely clear interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed after the time that calculated with below (1) formula. And, to definitely clear timer overflow flag and compare match flag, clear should be processed after read timer control status register F (TCSRF) after the time that calculated with below (1) formula. For ST of (1) formula, please substitute the longest number of execution states in used instruction. (10 states of RTE instruction when MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction is used) In subactive mode, there are not limitation for interrupt request flag, timer overflow flag, and compare match flag clear.

Rev. 7.00 Mar 10, 2005 page 278 of 652 REJ09B0042-0700

The term of validity of "Interrupt factor generation signal"

= 1 cycle of ϕw + waiting time for completion of executing instruction

+ interrupt time synchronized with $\phi = 1/\phi w + ST \cdot (1/\phi) + (2/\phi)$ (second).....(1)

ST: Executing number of execution states

Method 1 is recommended to operate for time efficiency.

Method 1

- 1. Prohibit interrupt in interrupt handling routine (set IENFH, IENFL to 0).
- 2. After program process returned normal handling, clear interrupt request flags (IRRTFH, IRRTFL) after more than that calculated with (1) formula.
- 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).
- 4. Operate interrupt permission (set IENFH, IENFL to 1).

Method 2

- 1. Set interrupt handling routine time to more than time that calculated with (1) formula.
- 2. Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling routine.
- 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).

All above attentions are also applied in 16-bit mode and 8-bit mode.

Rev. 7.00 Mar 10, 2005 page 279 of 652 REJ09B0042-0700




Figure 9.7 Clear Interrupt Request Flag when Interrupt Factor Generation Signal is Valid

Timer Counter (TCF) Read/Write

When ϕ w/4 is selected as the internal clock in active (high-speed, medium-speed) mode, write on TCF is impossible. And, when read TCF, as the system clock and internal clock are mutually asynchronous, TCF synchronizes with synchronization circuit. This results in a maximum TCF read value error of ±1.

When read/write TCF in active (high-speed, medium-speed) mode is needed, please select internal clock except for ϕ w/4 before read/write.

In subactive mode, even ϕ w/4 is selected as the internal clock, normal read/write TCF is possible.

Rev. 7.00 Mar 10, 2005 page 280 of 652 REJ09B0042-0700

9.5 Timer G

9.5.1 Overview

Timer G is an 8-bit timer with dedicated input capture functions for the rising/falling edges of pulses input from the input capture input pin (input capture input signal). High-frequency component noise in the input capture input signal can be eliminated by a noise canceler, enabling accurate measurement of the input capture input signal duty cycle. If input capture input is not set, timer G functions as an 8-bit interval timer.

Features

Features of timer G are given below.

- Choice of four internal clock sources ($\phi/64$, $\phi/32$, $\phi/2$, $\phi w/4$)
- Dedicated input capture functions for rising and falling edges
- Level detection at counter overflow It is possible to detect whether overflow occurred when the input capture input signal was high or when it was low.
- Selection of whether or not the counter value is to be cleared at the input capture input signal rising edge, falling edge, or both edges
- Two interrupt sources: one input capture, one overflow. The input capture input signal rising or falling edge can be selected as the interrupt source.
- A built-in noise canceler eliminates high-frequency component noise in the input capture input signal.
- Watch mode, subactive mode, or subsleep mode operation is possible when $\frac{\phi w}{4}$ is selected as the internal clock.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

Rev. 7.00 Mar 10, 2005 page 281 of 652 REJ09B0042-0700

Block Diagram

Figure 9.8 shows a block diagram of timer G.




Figure 9.8 Block Diagram of Timer G

Pin Configuration

Table 9.10 shows the timer G pin configuration.

Table 9.10 Pin Configuration

Name	Abbr.	I/O	Function
Input capture input	TMIG	Input	Input capture input pin

Rev. 7.00 Mar 10, 2005 page 282 of 652 REJ09B0042-0700

Register Configuration

Table 9.11 shows the register configuration of timer G.

Table 9.11Timer G Registers

Name	Abbr.	R/W	Initial Value	Address
Timer control register G	TMG	R/W	H'00	H'FFBC
Timer counter G	TCG	_	H'00	_
Input capture register GF	ICRGF	R	H'00	H'FFBD
Input capture register GR	ICRGR	R	H'00	H'FFBE
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.5.2 Register Descriptions

Timer Counter G (TCG)

Bit:	7	6	5	4	3	2	1	0
	TCG7	TCG6	TCG5	TCG4	TCG3	TCG2	TCG1	TCG0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	_	_	_	_	_	_	_	_

TCG is an 8-bit up-counter which is incremented by clock input. The input clock is selected by bits CKS1 and CKS0 in TMG.

TMIG in PMR1 is set to 1 to operate TCG as an input capture timer, or cleared to 0 to operate TCG as an interval timer^{*}. In input capture timer operation, the TCG value can be cleared by the rising edge, falling edge, or both edges of the input capture input signal, according to the setting made in TMG.

When TCG overflows from H'FF to H'00, if OVIE in TMG is 1, IRRTG in IRR2 is set to 1, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

TCG cannot be read or written by the CPU. It is initialized to H'00 upon reset.

Note: * An input capture signal may be generated when TMIG is modified.

Rev. 7.00 Mar 10, 2005 page 283 of 652 REJ09B0042-0700

Input Capture Register GF (ICRGF)

Bit:	7	6	5	4	3	2	1	0
	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	R	R	R	R	R	R	R	R

ICRGF is an 8-bit read-only register. When a falling edge of the input capture input signal is detected, the current TCG value is transferred to ICRGF. If IIEGS in TMG is 1 at this time, IRRTG in IRR2 is set to 1, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

ICRGF is initialized to H'00 upon reset.

Input Capture Register GR (ICRGR)

Bit:	7	6	5	4	3	2	1	0
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	R	R	R	R	R	R	R	R

ICRGR is an 8-bit read-only register. When a rising edge of the input capture input signal is detected, the current TCG value is transferred to ICRGR. If IIEGS in TMG is 0 at this time, IRRTG in IRR2 is set to 1, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

ICRGR is initialized to H'00 upon reset.

Rev. 7.00 Mar 10, 2005 page 284 of 652 REJ09B0042-0700

Timer Mode Register G (TMG)

Bit:	7	6	5	4	3	2	1	0
	OVFH	OVFL	OVIE	IIEGS	CCLR1	CCLR0	CKS1	CKS0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

TMG is an 8-bit read/write register that performs TCG clock selection from four internal clock sources, counter clear selection, and edge selection for the input capture input signal interrupt request, controls enabling of overflow interrupt requests, and also contains the overflow flags.

TMG is initialized to H'00 upon reset.

Bit 7—Timer Overflow Flag H (OVFH)

Bit 7 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is high. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 7 OVFH	Description
0	Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH (initial value)
1	Setting condition: Set when input capture input signal is high level and TCG overflows from H'FF to H'00

Bit 6—Timer Overflow Flag L (OVFL)

Bit 6 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is low, or in interval operation. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 6 OVFL	Description	
0	Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL	(initial value)
1	Setting condition: Set when TCG overflows from H'FF to H'00 while input capture level or during interval operation	input signal is high

Rev. 7.00 Mar 10, 2005 page 285 of 652 REJ09B0042-0700

Bit 5—Timer Overflow Interrupt Enable (OVIE)

Bit 5 selects enabling or disabling of interrupt generation when TCG overflows.

Bit 5 OVIE	Description					
0	TCG overflow interrupt request is disabled	(initial value)				
1	TCG overflow interrupt request is enabled					

Bit 4—Input Capture Interrupt Edge Select (IIEGS)

Bit 4 selects the input capture input signal edge that generates an interrupt request.

Bit 4 IIEGS	Description	
0	Interrupt generated on rising edge of input capture input signal	(initial value)
1	Interrupt generated on falling edge of input capture input signal	

Bits 3 and 2—Counter Clear 1 and 0 (CCLR1, CCLR0)

Bits 3 and 2 specify whether or not TCG is cleared by the rising edge, falling edge, or both edges of the input capture input signal.

Bit 3	Bit 2		
CCLR1	CCLR0	Description	
0	0	TCG clearing is disabled	(initial value)
0	1	TCG cleared by falling edge of input capture input signal	
1	0	TCG cleared by rising edge of input capture input signal	
1	1	TCG cleared by both edges of input capture input signal	

Rev. 7.00 Mar 10, 2005 page 286 of 652 REJ09B0042-0700

Bits 1 and 0—Clock Select (CKS1, CKS0)

Bits 1 and 0 select the clock input to TCG from among four internal clock sources.

Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	Internal clock: counting on \u00e6/64	(initial value)
0	1	Internal clock: counting on	
1	0	Internal clock: counting on $\phi/2$	
1	1	Internal clock: counting on ϕ w/4	

Clock Stop Register 1 (CKSTPR1)

Bit:	7	6	5	4	3	2	1	0
	_		S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value:	1	1	1	1	1	1	1	1
Read/Write:			R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer G is described here. For details of the other bits, see the sections on the relevant modules.

Bit 3—Timer G Module Standby Mode Control (TGCKSTP)

Bit 3 controls setting and clearing of module standby mode for timer G.

TGCKSTP Description

0	Timer G is set to module standby mode	
1	Timer G module standby mode is cleared	(initial value)

Rev. 7.00 Mar 10, 2005 page 287 of 652 REJ09B0042-0700

9.5.3 Noise Canceler

The noise canceler consists of a digital low-pass filter that eliminates high-frequency component noise from the pulses input from the input capture input pin. The noise canceler is set by NCS^* in PMR2.




Figure 9.9 shows a block diagram of the noise canceler.

Figure 9.9 Noise Canceler Block Diagram

The noise canceler consists of five latch circuits connected in series and a match detector circuit. When the noise cancellation function is not used (NCS = 0), the system clock is selected as the sampling clock. When the noise cancellation function is used (NCS = 1), the sampling clock is the internal clock selected by CKS1 and CKS0 in TMG, the input capture input is sampled on the rising edge of this clock, and the data is judged to be correct when all the latch outputs match. If all the outputs do not match, the previous value is retained. After a reset, the noise canceler output is initialized when the falling edge of the input capture input signal has been sampled five times. Therefore, after making a setting for use of the noise cancellation function, a pulse with at least five times the width of the sampling clock is a dependable input capture signal. Even if noise cancellation is not used, an input capture input signal pulse width of at least 2ϕ or $2\phi_{SUB}$ is necessary to ensure that input capture operations are performed properly

Note: * An input capture signal may be generated when the NCS bit is modified.

Figure 9.10 shows an example of noise canceler timing.

Rev. 7.00 Mar 10, 2005 page 288 of 652 REJ09B0042-0700

In this example, high-level input of less than five times the width of the sampling clock at the input capture input pin is eliminated as noise.




Figure 9.10 Noise Canceler Timing (Example)

Rev. 7.00 Mar 10, 2005 page 289 of 652 REJ09B0042-0700

9.5.4 Operation

Timer G is an 8-bit timer with built-in input capture and interval functions.

Timer G Functions

Timer G is an 8-bit up-counter with two functions, an input capture timer function and an interval timer function.

The operation of these two functions is described below.

a. Input capture timer operation

When the TMIG bit in port mode register 1 (PMR1) is set to 1, timer G functions as an input capture timer^{*}.

In a reset, timer mode register G (TMG), timer counter G (TCG), input capture register GF (ICRGF), and input capture register GR (ICRGR) are all initialized to H'00.

Following a reset, TCG starts counting on the $\phi/64$ internal clock.

The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG.

When a rising edge/falling edge is detected in the input capture signal input from the TMIG pin, the TCG value at that time is transferred to ICRGR/ICRGF. When the edge selected by IIEGS in TMG is input, IRRTG in IRR2 is set to 1, and if the IENTG bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts.

TCG can be cleared by a rising edge, falling edge, or both edges of the input capture signal, according to the setting of bits CCLR1 and CCLR0 in TMG. If TCG overflows when the input capture signal is high, the OVFH bit in TMG is set; if TCG overflows when the input capture signal is low, the OVFL bit in TMG is set. If the OVIE bit in TMG is 1 when these bits are set, IRRTG in IRR2 is set to 1, and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts.

Timer G has a built-in noise canceler that enables high-frequency component noise to be eliminated from pulses input from the TMIG pin. For details, see section 9.5.3, Noise Canceler.

Note: * An input capture signal may be generated when TMIG is modified.

Rev. 7.00 Mar 10, 2005 page 290 of 652 REJ09B0042-0700

b. Interval timer operation

When the TMIG bit in PMR1 is cleared to 0, timer G functions as an interval timer. Following a reset, TCG starts counting on the $\phi/64$ internal clock. The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG. TCG increments on the selected clock, and when it overflows from H'FF to H'00, the OVFL bit in TMG is set to 1. If the OVIE bit in TMG is 1 at this time, IRRTG in IRR2 is set to 1, and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts.

Count Timing

TCG is incremented by internal clock input. Bits CKS1 and CKS0 in TMG select one of four internal clock sources ($\phi/64$, $\phi/32$, $\phi/2$, or ϕ w/4) created by dividing the system clock (ϕ) or watch clock (ϕ w).

Input Capture Input Timing

a. Without noise cancellation function

For input capture input, dedicated input capture functions are provided for rising and falling edges.

Figure 9.11 shows the timing for rising/falling edge input capture input.




Figure 9.11 Input Capture Input Timing (without Noise Cancellation Function)

Rev. 7.00 Mar 10, 2005 page 291 of 652 REJ09B0042-0700


Renesas

b. With noise cancellation function

When noise cancellation is performed on the input capture input, the passage of the input capture signal through the noise canceler results in a delay of five sampling clock cycles from the input capture input signal edge.

Figure 9.12 shows the timing in this case.

Input capture input signal	
Sampling clock	
Noise canceler output	
Input capture signal R	



Timing of Input Capture by Input Capture Input

Figure 9.13 shows the timing of input capture by input capture input

Input capture signal				-
TCG	X	Ν	N+1	-
Input capture register	H'XX	X	N	-

Figure 9.13 Timing of Input Capture by Input Capture Input

Rev. 7.00 Mar 10, 2005 page 292 of 652 REJ09B0042-0700

TCG Clear Timing

TCG can be cleared by the rising edge, falling edge, or both edges of the input capture input signal.

Figure 9.14 shows the timing for clearing by both edges.




Figure 9.14 TCG Clear Timing

Rev. 7.00 Mar 10, 2005 page 293 of 652 REJ09B0042-0700

Timer G Operation Modes

Timer G operation modes are shown in table 9.12.

Table 9.12 Timer G Operation Modes

Opera	tion Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
TCG	Input capture	Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Halted	Halted
	Interval	Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Halted	Halted
ICRGF		Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Retained	Retained
ICRGR		Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Retained	Retained
TMG		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: * When ϕ w/4 is selected as the TCG internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of $1/\phi(s)$. When ϕ w/4 is selected as the TCG internal clock in watch mode, TCG and the noise canceler operate on the ϕ w/4 internal clock without regard to the ϕ_{SUB} subclock (ϕ w/8, ϕ w/4, ϕ w/2). Note that when another internal clock is selected, TCG and the noise canceler do not operate, and input of the input capture input signal does not result in input capture. To operate the timer G in subactive mode or subsleep mode, select ϕ w/4 as the TCG internal clock ϕ_{SUB} . Note that when other internal clock is selected as the subclock ϕ_{SUB} , TCG and the noise canceler do not operate.

Rev. 7.00 Mar 10, 2005 page 294 of 652 REJ09B0042-0700

9.5.5 Application Notes

Internal Clock Switching and TCG Operation


Depending on the timing, TCG may be incremented by a switch between different internal clock sources. Table 9.13 shows the relation between internal clock switchover timing (by write to bits CKS1 and CKS0) and TCG operation.

When TCG is internally clocked, an increment pulse is generated on detection of the falling edge of an internal clock signal, which is divided from the system clock (ϕ) or subclock (ϕ w). For this reason, in a case like No. 3 in table 9.13 where the switch is from a high clock signal to a low clock signal, the switchover is seen as a falling edge, causing TCG to increment.

Table 9.13 Internal Clock Switching and TCG Operation

No.	Clock Levels Before and After Modifying Bits CKS1 and CKS0	TCG Operation
1	Goes from low level to low level	Clock before
		Clock after switching
		Count clock
		TCG N X N+1 X
		: Write to CKS1 and CKS0
2	Goes from low level to high level	Clock before
		Clock after switching
		Count clock
		TCG N N+1 N+2
		: Write to CKS1 and CKS0

Rev. 7.00 Mar 10, 2005 page 295 of 652 REJ09B0042-0700



Note: * The switchover is seen as a falling edge, and TCG is incremented.

Notes on Port Mode Register Modification

The following points should be noted when a port mode register is modified to switch the input capture function or the input capture input noise canceler function.

• Switching input capture input pin function

Note that when the pin function is switched by modifying TMIG in port mode register 1 (PMR1), which performs input capture input pin control, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9.14.

Rev. 7.00 Mar 10, 2005 page 296 of 652 REJ09B0042-0700



Table 9.14	Input Capture Input Signal Input Edges Due to Input Capture Input Pin
	Switching, and Conditions for Their Occurrence

Input Capture Input Signal Input Edge	Conditions
Generation of rising edge	When TMIG is modified from 0 to 1 while the TMIG pin is high
	When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler
Generation of falling edge	When TMIG is modified from 1 to 0 while the TMIG pin is high
	When NCS is modified from 0 to 1 while the TMIG pin is low, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler
	When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 1 to 0 after the signal is sampled five times by the noise canceler

Note: When the P1₃ pin is not set as an input capture input pin, the timer G input capture input signal is low.

• Switching input capture input noise canceler function

When performing noise canceler function switching by modifying NCS in port mode register 2 (PMR2), which controls the input capture input noise canceler, TMIG should first be cleared to 0. Note that if NCS is modified without first clearing TMIG, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9.15.

Table 9.15 Input Capture Input Signal Input Edges Due to Noise Canceler Function Switching, and Conditions for Their Occurrence

Input Capture Input Signal Input Edge	Conditions
Generation of rising edge	When the TMIG pin is modified from 0 to 1 while TMIG is 1, then NCS is modified from 0 to 1 before the signal is sampled five times by the noise canceler
Generation of falling edge	When the TMIG pin is modified from 1 to 0 while TMIG is 1, then NCS is modified from 1 to 0 before the signal is sampled five times by the noise canceler

Rev. 7.00 Mar 10, 2005 page 297 of 652 REJ09B0042-0700

Section 9 Timers

When the pin function is switched and an edge is generated in the input capture input signal, if this edge matches the edge selected by the input capture interrupt select (IIEGS) bit, the interrupt request flag will be set to 1. The interrupt request flag should therefore be cleared to 0 before use. Figure 9.15 shows the procedure for port mode register manipulation and interrupt request flag clearing. When switching the pin function, set the interrupt-disabled state before manipulating the port mode register, then, after the port mode register operation has been performed, wait for the time required to confirm the input capture input signal as an input capture signal (at least two system clocks when the noise canceler is not used; at least five sampling clocks when the noise canceler is used), before clearing the interrupt enable flag to 0. There are two ways of preventing interrupt request flag setting when the pin function is switched: by controlling the pin level so that the conditions shown in tables 9.14 and 9.15 are not satisfied, or by setting the opposite of the generated edge in the IIEGS bit in TMG.




Figure 9.15 Port Mode Register Manipulation and Interrupt Enable Flag Clearing Procedure

Rev. 7.00 Mar 10, 2005 page 298 of 652 REJ09B0042-0700

9.5.6 Timer G Application Example

Using timer G, it is possible to measure the high and low widths of the input capture input signal as absolute values. For this purpose, CCLR1 and CCLR0 in TMG should both be set to 1.

Figure 9.16 shows an example of the operation in this case.




Figure 9.16 Timer G Application Example

Rev. 7.00 Mar 10, 2005 page 299 of 652 REJ09B0042-0700

9.6 Watchdog Timer

9.6.1 Overview

The watchdog timer has an 8-bit counter that is incremented by an input clock. If a system runaway allows the counter value to overflow before being rewritten, the watchdog timer can reset the chip internally. Note that stabilization times for the H8/38024, H8/38024S, and H8/38024R Group and for the H8/38124 Group are different.

Features


Features of the watchdog timer are given below.

- Incremented by internal clock source ($\phi/8192$ or $\phi w/32$) on the H8/38024, H8/38024S, and H8/38024R Group.
- On the H8/38124 Group, 10 internal clocks (φ/64, φ/128, φ/256, φ/512, φ/1024, φ/2048, φ/4096, φ/8192, φw/32, or watchdog on-chip oscillator) are available for selection for use by the counter.
- A reset signal is generated when the counter overflows. The overflow period can be set from 1 to 256 times the selected clock (from approximately 4 ms to 1,000 ms when $\phi = 2.00$ MHz).
- Use of module standby mode enables this module to be placed in standby mode independently when not used. See section 5.9, Module Standby Mode, for details.


Rev. 7.00 Mar 10, 2005 page 300 of 652 REJ09B0042-0700

Renesas

Block Diagram





Figures 9.17(1) and 9.17(2) show a block diagram of the watchdog timer.



Rev. 7.00 Mar 10, 2005 page 301 of 652 REJ09B0042-0700

Section 9 Timers





Register Configuration

Table 9.16 shows the register configuration of the watchdog timer.

Table 9.16 Watchdog Timer Registers

Name	Abbr.	R/W	Initial Value	Address
Timer control/status register W	TCSRW	R/W	H'AA	H'FFB2
Timer counter W	TCW	R/W	H'00	H'FFB3
Timer mode register W*	TMW	R/W	H'FF	H'FFF8
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FFFB
Port mode register 2	PMR2	R/W	H'D8	H'FFC9

Note: * This register is implemented on the H8/38124 Group only.

Rev. 7.00 Mar 10, 2005 page 302 of 652 REJ09B0042-0700

9.6.2 **Register Descriptions**

Timer Control/Status Register W (TCSRW)

Bit	7	6	5	4	3	2	1	0
	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	B0WI	WRST
Initial value	1	0	1	0	1	0/1 ^{*2}	1	0
Read/Write	R	(R/W) ^{*1}						

Notes: 1. Write is enabled only under certain conditions, which are given in the descriptions of the individual bits.

TCSRW is an 8-bit read/write register that controls write access to TCW and TCSRW itself, controls watchdog timer operations, and indicates operating status.

Bit 7—Bit 6 Write Disable (B6WI)

Bit 7 controls the writing of data to bit 6 in TCSRW.

Bit 7 B6WI	Description	
0	Bit 6 is write-enabled	
1	Bit 6 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 6—Timer Counter W Write Enable (TCWE)

Bit 6 controls the writing of data to TCW.

Bit 6 TCWE	Description	
0	Data cannot be written to TCW	(initial value)
1	Data can be written to TCW	

Rev. 7.00	Mar 10, 200)5 page	303 of 652
		REJ09E	30042-0700

^{2.} Initial value is 0 on H8/38024, H8/38024S, and H8/38024R Group; initial value is 1 on H8/38124 Group.

Bit 5—Bit 4 Write Disable (B4WI)

Bit 5 controls the writing of data to bit 4 in TCSRW.

Bit 5 B4WI	Description	
0	Bit 4 is write-enabled	
1	Bit 4 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 4—Timer Control/Status Register W Write Enable (TCSRWE)

Bit 4 controls the writing of data to bits 2 and 0 in TCSRW.

Bit 4 TCSRWE	Description	
0	Data cannot be written to bits 2 and 0	(initial value)
1	Data can be written to bits 2 and 0	

Bit 3—Bit 2 Write Inhibit (B2WI)

Bit 3 controls the writing of data to bit 2 in TCSRW.

Bit 3 B2WI	Description	
0	Bit 2 is write-enabled	
1	Bit 2 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 2—Watchdog Timer On (WDON)

Bit 2 enables watchdog timer operation.

Rev. 7.00 Mar 10, 2005 page 304 of 652 REJ09B0042-0700

Bit 2 WDON	Description	
0	Watchdog timer operation is disabled	$(initial value)^*$
	Clearing conditions: Reset, or when TCSRWE is set to 1 and 0 is written to B2WI a a reset clears WDON to 0 on the H8/38024, H8/38024S, and H sets WDON to 1 on the H8/38124 Group.	
	Note: * Initial value is 0 on H8/38024, H8/38024S, and H8/38 value is 1 on H8/38124 Group.	024R Group; initial
1	Watchdog timer operation is enabled	
	Setting condition: When TCSRWE is set to 1 and 0 is written to B2WI and 1 is w	ritten to WDON

Counting starts when this bit is set to 1, and stops when this bit is cleared to 0.

Bit 1—Bit 0 Write Inhibit (B0WI)

Bit 1 controls the writing of data to bit 0 in TCSRW.

Bit 1 B0WI	Description	
0	Bit 0 is write-enabled	
1	Bit 0 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 0—Watchdog Timer Reset (WRST)

Bit 0 indicates that TCW has overflowed, generating an internal reset signal. The internal reset signal generated by the overflow resets the entire chip. WRST is cleared to 0 by a reset from the $\overline{\text{RES}}$ pin, or when software writes 0.

Bit 0 WRST	Description
0	Clearing conditions: Reset by RES pin When TCSRWE = 1, and 0 is written in both BOWI and WRST
1	Setting condition: When TCW overflows and an internal reset signal is generated

Rev. 7.00 Mar 10, 2005 page 305 of 652 REJ09B0042-0700

Timer Counter W (TCW)

Bit	7	6	5	4	3	2	1	0
	TCW7	TCW6	TCW5	TCW4	тсw3	TCW2	TCW1	TCW0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

For the H8/38024, H8/38024S, and H8/38024R groups, the clock source is $\phi/8,192$ or $\phi w/32$. For the H8/38124 group, the clock source is selected based on the timer mode register (TMW) setting if WDCKS is 0 and is $\phi w/32$ if WDCKS is 1.

When TCW overflows from H'FF to H'00, an internal reset signal is generated and WRST is set to 1 in TCSRW. Upon reset, TCW is initialized to H'00.

Timer Mode Register (TMW)

Bit	7	6	5	4	3	2	1	0
					CKS3	CKS2	CKS1	CKS0
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W

The TMW register is only implemented on the H8/38124. The input clock is selected using combinations of CKS3 to CKS0.

Bits 7 to 4—Reserved

These bits are always read as 1.

Bits 3 to 0—Clock Select (CKS3 to CKS0)

These bits are used to select the clock input to TCW from among 10 internal options. Clock source selection using this register is enabled when WDCKS in port mode register 2 (PMR2) is cleared to 0. If WDCKS is set to 1 the ϕ w/32 clock source is selected, regardless of the settings of the bits in this register.

Rev. 7.00 Mar 10, 2005 page 306 of 652 REJ09B0042-0700

Bit 3 CKS3	Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Description	
1	0	0	0	Internal clock: <a>[/64 count	
			1	Internal clock:	
		1	0	Internal clock: ø/256 count	
			1	Internal clock: φ/512 count	
	1	0	0	Internal clock:	
			1	Internal clock: φ/2048 count	
		1	0	Internal clock: <a>\phi/4096 count	
			1	Internal clock: φ/8192 count	(initial value)
0	Х	Х	Х	Watchdog on-chip oscillator	

Note: X: Don't care

Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
	LVDCKSTD*	_	_	PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	_	_	R/W	R/W	R/W	R/W	R/W

Note: * Bits 6 and 5 are also reserved on products other than the H8/38124 Group.

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the watchdog timer is described here. For details of the other bits, see the sections on the relevant modules.

Bit 2—Watchdog Timer Module Standby Mode Control (WDCKSTP)

Bit 2 controls setting and clearing of module standby mode for the watchdog timer.

WDCM	(STP	Description	
0		Watchdog timer is set to module standby mode	
1		Watchdog timer module standby mode is cleared	(initial value)
Note:	(TCSI opera functi WDO	KSTP is valid when the WDON bit is cleared to 0 in timer control/ RW). If WDCKSTP is set to 0 while WDON is set to 1 (during wat tion), 0 will be set in WDCKSTP but the watchdog timer will conti on and will not enter module standby mode. When the watchdog N is cleared to 0 by software, the WDCKSTP setting will become dog timer will enter module standby mode.	tchdog timer inue its watchdog g function ends and

Rev. 7.00	Mar 10, 2005	page 307 of 652
	R	EJ09B0042-0700

Port Mode Register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
	_	—	POF1	—	—	WDCKS	NCS	IRQ0
Initial value	1	1	0	1	1	0	0	0
Read/Write		—	R/W	—	—	R/W	R/W	R/W

PMR2 is an 8-bit read/write register, mainly controlling the selection of pin functions for port 2. Only the bit relating to the watchdog timer is described here. For details of the other bits, see section 8, I/O Ports.

Bit 2—Watchdog Timer Source Clock Select (WDCKS)

This bit selects the watchdog timer source clock. Note that stabilization times for the H8/38024, H8/38024S, and H8/38024R Group and for the H8/38124 Group are different.

• H8/38024, H8/38024S, H8/38024R Group

WDCKS	Description	
0	φ/8192 selected	(initial value)
1	φw/32 selected	

• H8/38124 Group

WDCKS	Description	
0	Selects clock based on timer mode register W (TMW) setting	(initial value)
1	φw/32 selected	

Rev. 7.00 Mar 10, 2005 page 308 of 652 REJ09B0042-0700

9.6.3 Timer Operation

The watchdog timer has an 8-bit counter (TCW) that is incremented by clock input. The input clock is selected by the WDCKS in port mode register 2 (PMR2): on the H8/38024, H8/38024S, and H8/38024R Group, $\phi/8192$ is selected when WDCKS is cleared to 0, and $\phi w/32$ when set to 1. On the H8/38124 Group, if WDCKS is cleared to 0 the clock selection is specified by the setting of timer mode register W (TMW), and if WDCKS is set to 1 the $\phi w/32$ clock source is selected. When TCSRWE = 1 in TCSRW, if 0 is written in B2WI and 1 is simultaneously written in WDON, TCW starts counting up. (Write access to TCSRW is required twice to turn on the watchdog timer. However, on the H8/38124 Group WDON is set to 1 after a reset is cancelled, TCW starts to be incremented even without gaining write access to TCSRW.) When the TCW count value reaches HFF, the next clock input causes the watchdog timer to overflow, and an internal reset signal is generated one base clock (ϕ or ϕ_{SUB}) cycle later. The internal reset signal is output for 512 clock cycles of the ϕ_{OSC} clock. It is possible to write to TCW, causing TCW to count up from the written value. The overflow period can be set in the range from 1 to 256 input clocks, depending on the value written in TCW.

Figure 9.18 shows an example of watchdog timer operations.




Figure 9.18 Typical Watchdog Timer Operations (Example)

Rev. 7.00 Mar 10, 2005 page 309 of 652 REJ09B0042-0700

9.6.4 Watchdog Timer Operation States

Table 9.17(1) and table 9.17(2) summarize the watchdog timer operation states for the H8/38024, H8/38024S, and H8/38024R Group, and for the H8/38124 Group, respectively.

Table 9.17(1)Watchdog Timer Operation States
(H8/38024, H8/38024S, H8/38024R Group)

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
TCW	Reset	Functions	Functions	Halted	Functions/ Halted*	Halted	Halted	Halted
TCSRW	Reset	Functions	Functions	Retained	Functions/ Halted*	Retained	Retained	Retained

Note: * Functions when $\frac{\phi w}{32}$ is selected as the input clock.

Table 9.17(2) Watchdog Timer Operation States (H8/38124 Group)

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
TCW	Reset	Functions	Functions		Functions/ Halted ^{*1}		Functions/ Halted ^{*2}	Halted
TCSRW	Reset	Functions	Functions		Functions/ Halted ^{*1}			
TMW	Reset	Functions	Functions		Functions/ Halted ^{*1}			

Notes: 1. Operates when $\frac{\phi w}{32}$ or the on-chip oscillator is selected as the internal clock.

2. Operates only when the on-chip oscillator is selected.

Rev. 7.00 Mar 10, 2005 page 310 of 652 REJ09B0042-0700

9.7 Asynchronous Event Counter (AEC)

9.7.1 Overview

The asynchronous event counter is incremented by external event clock or internal clock input.

Features

Features of the asynchronous event counter are given below.

• Can count asynchronous events

Can count external events input asynchronously without regard to the operation of base clocks φ and $\varphi_{SUB}.$

The counter has a 16-bit configuration, enabling it to count up to $65536 (2^{16})$ events.

- Can also be used as two independent 8-bit event counter channels.
- Can be used as single-channel independent 16-bit event counter.
- Event/clock input is enabled only when IRQAEC is high or event counter PWM output (IECPWM) is high.
- Both edge sensing can be used for IRQAEC or event counter PWM output (IECPWM) interrupts. When the asynchronous counter is not used, independent interrupt function use is possible.
- When an event counter PWM is used, event clock input enabling/disabling can be performed automatically in a fixed cycle.
- External event input or a prescaler output clock can be selected by software for the ECH and ECL clock sources. $\phi/2$, $\phi/4$, or $\phi/8$ can be selected as the prescaler output clock.
- Both edge counting is possible for AEVL and AEVH.
- Counter resetting and halting of the count-up function controllable by software
- Automatic interrupt generation on detection of event counter overflow
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

Rev. 7.00 Mar 10, 2005 page 311 of 652 REJ09B0042-0700

Block Diagram

Figure 9.19 shows a block diagram of the asynchronous event counter.




Figure 9.19 Block Diagram of Asynchronous Event Counter

Rev. 7.00 Mar 10, 2005 page 312 of 652 REJ09B0042-0700

Pin Configuration

Table 9.18 shows the asynchronous event counter pin configuration.

Table 9.18Pin Configuration

Name	Abbr.	I/O	Function
Asynchronous event input H	AEVH	Input	Event input pin for input to event counter H
Asynchronous event input L	AEVL	Input	Event input pin for input to event counter L
Event input enable interrupt input	IRQAEC	Input	Input pin for interrupt enabling event input

Register Configuration

Table 9.19 shows the register configuration of the asynchronous event counter.

Table 9.19 Asynchronous Event Counter Registers

Name	Abbr.	R/W	Initial Value	Address
Event counter PWM compare register H	ECPWCRH	R/W	H'FF	H'FF8C
Event counter PWM compare register L	ECPWCRL	R/W	H'FF	H'FF8D
Event counter PWM data register H	ECPWDRH	W	H'00	H'FF8E
Event counter PWM data register L	ECPWDRL	W	H'00	H'FF8F
Input pin edge select register	AEGSR	R/W	H'00	H'FF92
Event counter control register	ECCR	R/W	H'00	H'FF94
Event counter control/status register	ECCSR	R/W	H'00	H'FF95
Event counter H	ECH	R	H'00	H'FF96
Event counter L	ECL	R	H'00	H'FF97
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FFFB

Rev. 7.00 Mar 10, 2005 page 313 of 652 REJ09B0042-0700

9.7.2 Register Configurations

Event Counter PWM Compare Register H (ECPWCRH)

Bit	7	6	5	4	3	2	1	0
	ECPWCRH7	ECPWCRH6	ECPWCRH5	ECPWCRH4	ECPWCRH3	ECPWCRH2	ECPWCRH1	ECPWCRH0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWCRH should not be modified.

When changing the conversion period, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWCRH.

ECPWCRH is an 8-bit read/write register that sets the event counter PWM waveform conversion period.

Event Counter PWM Compare Register L (ECPWCRL)

Bit	7	6	5	4	3	2	1	0
	ECPWCRL7	ECPWCRL6	ECPWCRL5	ECPWCRL4	ECPWCRL3	ECPWCRL2	ECPWCRL1	ECPWCRL0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWCRL should not be modified.

When changing the conversion period, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWCRL.

ECPWCRL is an 8-bit read/write register that sets the event counter PWM waveform conversion period.

Rev. 7.00 Mar 10, 2005 page 314 of 652 REJ09B0042-0700

Event Counter PWM Data Register H (ECPWDRH)

Bit	7	6	5	4	3	2	1	0
	ECPWDRH7	ECPWDRH6	ECPWDRH5	ECPWDRH4	ECPWDRH3	ECPWDRH2	ECPWDRH1	ECPWDRH0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWDRH should not be modified. When changing the data, event counter PWM must be halted by clearing ECPWME to 0 in

AEGSR before modifying ECPWDRH.

ECPWDRH is an 8-bit write-only register that controls event counter PWM waveform generator data.

Event Counter PWM Data Register L (ECPWDRL)

Bit	7	6	5	4	3	2	1	0
	ECPWDRL7	ECPWDRL6	ECPWDRL5	ECPWDRL4	ECPWDRL3	ECPWDRL2	ECPWDRL1	ECPWDRL0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Note: When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWDRL should not be modified.
 When changing the data, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWDRL.

ECPWDRL is an 8-bit write-only register that controls event counter PWM waveform generator data.

Input Pin Edge Selection Register (AEGSR)

Bit	7	6	5	4	3	2	1	0
	AHEGS1	AHEGS0	ALEGS1	ALEGS0	AIEGS1	AIEGS0	ECPWME	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

AEGSR is an 8-bit read/write register that selects rising, falling, or both edge sensing for the AEVH, AEVL, and IRQAEC pins.

Rev. 7.00 Mar 10, 2005 page 315 of 652 REJ09B0042-0700

Bits 7 and 6—AEC Edge Select H

Bits 7 and 6 select rising, falling, or both edge sensing for the AEVH pin.

Bit 7 AHEGS1	Bit 6 AHEGS0	Description	
0	0	Falling edge on AEVH pin is sensed	(initial value)
	1	Rising edge on AEVH pin is sensed	
1	0	Both edges on AEVH pin are sensed	
	1	Use prohibited	

Bits 5 and 4—AEC Edge Select L

Bits 5 and 4 select rising, falling, or both edge sensing for the AEVL pin.

Bit 5 ALEGS1	Bit 4 ALEGS0	Description	
0	0	Falling edge on AEVL pin is sensed	(initial value)
	1	Rising edge on AEVL pin is sensed	
1	0	Both edges on AEVL pin are sensed	
_	1	Use prohibited	

Bits 3 and 2—IRQAEC Edge Select

Bits 3 and 2 select rising, falling, or both edge sensing for the IRQAEC pin.

Bit 2	Description	
AIEGSU	Description	
0	Falling edge on IRQAEC pin is sensed	(initial value)
1	Rising edge on IRQAEC pin is sensed	
0	Both edges on IRQAEC pin are sensed	
1	Use prohibited	
	Bit 2 AIEGS0 0 1 0 1 1	AIEGS0Description0Falling edge on IRQAEC pin is sensed1Rising edge on IRQAEC pin is sensed0Both edges on IRQAEC pin are sensed

Rev. 7.00 Mar 10, 2005 page 316 of 652 REJ09B0042-0700

Bit 1—Event Counter PWM Enable

Bit 1 controls enabling/disabling of event counter PWM and selection/deselection of IRQAEC.

Bit 1 ECPWME	Description	
0	AEC PWM halted, IRQAEC selected	(initial value)
1	AEC PWM operation enabled, IRQAEC deselected	

Bit 0—Reserved

Bit 0 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Note: Do not set this bit to 1.

Event Counter Control Register (ECCR)

Bit	7	6	5	4	3	2	1	0
	ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

ECCR performs counter input clock and IRQAEC/IECPWM control.

Bits 7 and 6—AEC Clock Select H (ACKH1, ACKH0)

Bits 7 and 6 select the clock used by ECH.

Bit 7 ACKH1	Bit 6 ACKH0	Description	
0	0	AEVH pin input	(initial value)
	1	φ/2	
1	0	φ/4	
	1	φ/8	

Rev. 7.00 Mar 10, 2005 page 317 of 652 REJ09B0042-0700

Bits 5 and 4—AEC Clock Select L (ACKL1, ACKL0)

Bits 5 and 4 select the clock used by ECL.

Bit 5 ACKL1	Bit 4 ACKL0	Description	
0	0	AEVL pin input	(initial value)
	1	φ/2	
1	0	φ/4	
	1	φ/8	

Bits 3 to 1—Event Counter PWM Clock Select (PWCK2, PWCK1, PWCK0)

Bits 3 to 1 select the event counter PWM clock.

Bit 3 PWCK2	Bit 2 PWCK1	Bit 1 PWCK0	Description	
0	0	0	φ/2	(initial value)
		1	φ/4	
	1	0	φ/8	
		1	ф/16	
1	*	0	ф/32	
		1	ф/64	

*: Don't care

Bit 0—Reserved

Bit 0 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Note: Do not set this bit to 1.

Rev. 7.00 Mar 10, 2005 page 318 of 652 REJ09B0042-0700

Event Counter Control/Status Register (ECCSR)

Bit	7	6	5	4	3	2	1	0
	OVH	OVL		CH2	CUEH	CUEL	CRCH	CRCL
Initial Value	0	0	0	0	0	0	0	0
Read/Write	R/W*	R/W*	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

ECCSR is an 8-bit read/write register that controls counter overflow detection, counter resetting, and halting of the count-up function.

ECCSR is initialized to H'00 upon reset.

Bit 7—Counter Overflow H (OVH)

Bit 7 is a status flag indicating that ECH has overflowed from H'FF to H'00. This flag is set when ECH overflows. It is cleared by software but cannot be set by software. OVH is cleared by reading it when set to 1, then writing 0.

When ECH and ECL are used as a 16-bit event counter with CH2 cleared to 0, OVH functions as a status flag indicating that the 16-bit event counter has overflowed from H'FFFF to H'0000.

Bit 7 OVH	Description	
0	ECH has not overflowed Clearing condition: After reading OVH = 1, cleared by writing 0 to OVH	(initial value)
1	ECH has overflowed Setting condition: Set when ECH overflows from H'FF to H'00	

Bit 6—Counter Overflow L (OVL)

Bit 6 is a status flag indicating that ECL has overflowed from H'FF to H'00. This flag is set when ECL overflows. It is cleared by software but cannot be set by software. OVL is cleared by reading it when set to 1, then writing 0.

Rev. 7.00 Mar 10, 2005 page 319 of 652 REJ09B0042-0700

Section 9 Timers						
Bit 6 OVL	Description					
0	ECL has not overflowed Clearing condition: After reading OVL = 1, cleared by writing 0 to OVL	(initial value)				
1	ECL has overflowed Setting condition: Set when ECL overflows from H'FF to H'00					

Bit 5—Reserved

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4—Channel Select (CH2)

Bit 4 selects whether ECH and ECL are used as a single-channel 16-bit event counter or as two independent 8-bit event counter channels. When CH2 is cleared to 0, ECH and ECL function as a 16-bit event counter which is incremented each time an event clock is input to the AEVL pin. In this case, the overflow signal from ECL is selected as the ECH input clock. When CH2 is set to 1, ECH and ECL function as independent 8-bit event counters which are incremented each time an event clock is input to the AEVH or AEVL pin, respectively.

Bit 4 CH2	Description
0	ECH and ECL are used together as a single-channel 16-bit event counter (initial value)
1	ECH and ECL are used as two independent 8-bit event counter channels

Bit 3—Count-up Enable H (CUEH)

Bit 3 enables event clock input to ECH. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the ECH value is held. The AEVH pin or the ECL overflow signal can be selected as the event clock source by bit CH2.

Bit 3 CUEH	Description	
0	ECH event clock input is disabled ECH value is held	(initial value)
1	ECH event clock input is enabled	

Rev. 7.00 Mar 10, 2005 page 320 of 652 REJ09B0042-0700

Bit 2—Count-up Enable L (CUEL)

Bit 2 enables event clock input to ECL. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the ECL value is held.

Bit 2 CUEL	Description	
0	ECL event clock input is disabled ECL value is held	(initial value)
1	ECL event clock input is enabled	

Bit 1—Counter Reset Control H (CRCH)

Bit 1 controls resetting of ECH. When this bit is cleared to 0, ECH is reset. When 1 is written to this bit, the counter reset is cleared and the ECH count-up function is enabled.

Bit 1 CRCH	Description	
0	ECH is reset	(initial value)
1	ECH reset is cleared and count-up function is enabled	

Bit 0—Counter Reset Control L (CRCL)

Bit 0 controls resetting of ECL. When this bit is cleared to 0, ECL is reset. When 1 is written to this bit, the counter reset is cleared and the ECL count-up function is enabled.

Bit 0 CRCL	Description	
0	ECL is reset	(initial value)
1	ECL reset is cleared and count-up function is enabled	

Event Counter H (ECH)

Bit	7	6	5	4	3	2	1	0
	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0
Initial Value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Rev. 7.00 Mar 10, 2005 page 321 of 652 REJ09B0042-0700

Section 9 Timers

ECH is an 8-bit read-only up-counter that operates either as an independent 8-bit event counter or as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECL. The external asynchronous event AEVH pin, $\phi/2$, $\phi/4$, $\phi/8$, or the overflow signal from lower 8-bit counter ECL can be selected as the input clock source. ECH can be cleared to H'00 by software, and is also initialized to H'00 upon reset.

Event Counter L (ECL)

Bit	7	6	5	4	3	2	1	0
	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0
Initial Value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

ECL is an 8-bit read-only up-counter that operates either as an independent 8-bit event counter or as the lower 8-bit up-counter of a 16-bit event counter configured in combination with ECH. The event clock from the external asynchronous event AEVL pin, $\phi/2$, $\phi/4$, or $\phi/8$ is used as the input clock source. ECL can be cleared to H'00 by software, and is also initialized to H'00 upon reset.

Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
	LVDCKSTP*			PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	_	_	R/W	R/W	R/W	R/W	R/W

Note: * Bits 6 and 5 are also reserved on products other than the H8/38124 Group.

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the asynchronous event counter is described here. For details of the other bits, see the sections on the relevant modules.

Bit 3—Asynchronous Event Counter Module Standby Mode Control (AECKSTP)

Bit 3 controls setting and clearing of module standby mode for the asynchronous event counter.

AECKSTP	Description	
0	Asynchronous event counter is set to module standby mode	
1	Asynchronous event counter module standby mode is cleared	(initial value)

Rev. 7.00 Mar 10, 2005 page 322 of 652 REJ09B0042-0700

9.7.3 Operation

16-bit Event Counter Operation

When bit CH2 is cleared to 0 in ECCSR, ECH and ECL operate as a 16-bit event counter.

Any of four input clock sources— $\phi/2$, $\phi/4$, $\phi/8$, or AEVL pin input—can be selected by means of bits ACKL1 and ACKL0 in ECCR.

When AEVL pin input is selected, input sensing is selected with bits ALEGS1 and ALEGS0.

The input clock is enabled only when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 9.20 shows an example of the software processing when ECH and ECL are used as a 16-bit event counter.




Figure 9.20 Example of Software Processing when Using ECH and ECL as 16-Bit Event Counter

As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after a reset, and as ACKL1 and ACKL0 are cleared to 00, the operating clock is asynchronous event input from the AEVL pin (using falling edge sensing). When the next clock is input after the count value reaches H'FF in both ECH and ECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECCSR, the ECH and ECL count values each return to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Rev. 7.00 Mar 10, 2005 page 323 of 652 REJ09B0042-0700

8-bit Event Counter Operation

When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event counters.

 $\phi/2$, $\phi/4$, $\phi/8$, or AEVH pin input can be selected as the input clock source for ECH by means of bits ACKH1 and ACKH0 in ECCR, and $\phi/2$, $\phi/4$, $\phi/8$, or AEVL pin input can be selected as the input clock source for ECL by means of bits ACKL1 and ACKL0 in ECCR.

Input sensing is selected with bits AHEGS1 and AHEGS0 when AEVH pin input is selected, and with bits ALEGS1 and ALEGS0 when AEVL pin input is selected.

The input clock is enabled only when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 9.21 shows an example of the software processing when ECH and ECL are used as 8-bit event counters.




Figure 9.21 Example of Software Processing when Using ECH and ECL as 8-Bit Event Counters

ECH and ECL can be used as 8-bit event counters by carrying out the software processing shown in the example in figure 9.21. When the next clock is input after the ECH count value reaches H'FF, ECH overflows, the OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is restarted. Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL overflows, the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Rev. 7.00 Mar 10, 2005 page 324 of 652 REJ09B0042-0700

IRQAEC Operation

When ECPWME in AEGSR is 0, the ECH and ECL input clocks are enabled only when IRQAEC is high. When IRQAEC is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled from outside by controlling IRQAEC. In this case, ECH and ECL cannot be controlled individually.

IRQAEC can also operate as an interrupt source. In this case the vector number is 6 and the vector addresses are H'000C and H'000D.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IRQAEC interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge sensing can be selected for the IRQAEC input pin, with bits AIAGS1 and AIAGS0 in AEGSR.

Note: On the H8/38124 Group, control of switching between the system clock oscillator and the on-chip oscillator during resets should be performed by setting the IRQAEC input level. Refer to section 4, Clock Pulse Generators, for details.

Event Counter PWM Operation

When ECPWME in AEGSR is 1, the ECH and ECL input clocks are enabled only when event counter PWM output (IECPWM) is high. When IECPWM is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled cyclically from outside by controlling event counter PWM. In this case, ECH and ECL cannot be controlled individually.

IECPWM can also operate as an interrupt source. In this case the vector number is 6 and the vector addresses are H'000C and H'000D.


Interrupt enabling is controlled by IENEC2 in IENR1. When an IECPWM interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.


Rising, falling, or both edge detection can be selected for IECPWM interrupt sensing with bits AIAGS1 and AIAGS0 in AEGSR.

Rev. 7.00 Mar 10, 2005 page 325 of 652 REJ09B0042-0700

Renesas

Figure 9.22 and table 9.20 show examples of event counter PWM operation.





Note: N_{dr} and N_{cm} above must be set so that $N_{dr} < N_{cm}$. If the settings do not satisfy this condition, do not set ECPWME in AEGSR to 1.

Table 9.20 Examples of Event Counter PWM Operation

Conditions: $f_{osc} = 4$ MHz, $f_{\phi} = 2$ MHz, high-speed active mode, ECPWCR value (N_{cm}) = H'7A11, ECPWDR value (N_{dr}) = H'16E3

Clock Source Selection	Clock Source Cycle (T) [*]	ECPWCR Value (N _{cm})	ECPWDR Value (N _{dr})	t _{off} = T ∙ (N _{dr} + 1)	t _{cm} = T ∙ (N _{cm} + 1)	$t_{on} = t_{cm} - t_{off}$
φ/2	1 µs	H'7A11	H'16E3	5.86 ms	31.25 ms	25.39 ms
φ/4	2 µs	D'31249	D'5859	11.72 ms	62.5 ms	50.78 ms
φ/8	4 µs	_		23.44 ms	125.0 ms	101.56 ms
φ/16	8 µs	_		46.88 ms	250.0 ms	203.12 ms
ф/32	16 µs	_		93.76 ms	500.0 ms	406.24 ms
ф/64	32 µs	_		187.52 ms	1000.0 ms	812.48 ms

Note: * toff minimum width

Rev. 7.00 Mar 10, 2005 page 326 of 652 REJ09B0042-0700

Clock Input Enable/Disable Function Operation

The clock input to the event counter can be controlled by the IRQAEC pin when ECPWME in AEGSR is 0, and by event counter PWM output IECPWM when ECPWME in AEGSR is 1. As this function forcibly terminates the clock input by each signal, a maximum error of one count will occur depending the IRQAEC or IECPWM timing.

Figure 9.23 shows an example of the operation of this function.




Figure 9.23 Example of Clock Control Operation

Rev. 7.00 Mar 10, 2005 page 327 of 652 REJ09B0042-0700

9.7.4 Asynchronous Event Counter Operation Modes

Asynchronous event counter operation modes are shown in table 9.21.

 Table 9.21
 Asynchronous Event Counter Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
AEGSR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECCR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECCSR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECH	Reset	Functions	Functions	Functions*1*2	Functions*2	Functions*2	Functions*1*2	Halted
ECL	Reset	Functions	Functions	Functions*1*2	Functions*2	Functions*2	Functions*1*2	Halted
IRQAEC	Reset	Functions	Functions	Retained*3	Functions	Functions	Retained*3	Retained*4
Event counter PWM	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained

Notes: 1. When an asynchronous external event is input, the counter increments but the counter overflow H/L flags are not affected.

2. Operates when asynchronous external events are selected; halted and retained otherwise.

3. Clock control by IRQAEC operates, but interrupts do not.

4. As the clock is stopped in module standby mode, IRQAEC has no effect.

9.7.5 Application Notes

- 1. When reading the values in ECH and ECL, the correct value will not be returned if the event counter increments during the read operation. Therefore, if the counter is being used in the 8-bit mode, clear bits CUEH and CUEL in ECCSR to 0 before reading ECH or ECL. If the counter is being used in the 16-bit mode, clear CUEL only to 0 before reading ECH or ECL.
- 2. Use a clock with a frequency of up to 16 MHz for input to the AEVH and AEVL pins, and ensure that the high and low widths of the clock are at least half the OSC clock cycle duration. The duty cycle is immaterial.

Rev. 7.00 Mar 10, 2005 page 328 of 652 REJ09B0042-0700

Mode	Maximum AEVH/AEVL Pin Input Clock Frequency		
Active (high-speed), sleep (high-speed)		16 MHz	
Active (medium-speed), sleep (medium-speed)	(¢/16)	2 • fosc	
	(¢/32)	fosc	
	(¢/64)	1/2 • f _{osc}	
$f_{OSC} = 1 \text{ MHz to } 4 \text{ MHz}$	(¢/128)	1/4 • f _{osc}	
Watch, subactive, subsleep, standby	(¢w/2)	1000 kHz	
	(¢w/4)	500 kHz	
φw = 32.768 kHz or 38.4 kHz*	(¢w/8)	250 kHz	

Note: * Does not apply to H8/38124 Group.

- 3. When using the clock in the 16-bit mode, set CUEH to 1 first, then set CRCH to 1 in ECCSR. Or, set CUEH and CRCH simultaneously before inputting the clock. After that, do not change the CUEH value while using in the 16-bit mode. Otherwise, an error counter increment may occur. Also, to reset the counter, clear CRCH and CRCL to 0 simultaneously or clear CRCL and CRCH to 0 sequentially, in that order.
- 4. When ECPWME in AEGSR is 1, event counter PWM is operating and therefore ECPWCRH, ECPWCRL, ECPWDRH, and ECPWDRL should not be modified. When changing the data, event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying these registers.
- 5. The event counter PWM data register and event counter PWM compare register must be set so that event counter PWM data register < event counter PWM compare register. If the settings do not satisfy this condition, do not set ECPWME to 1 in AEGSR.
- 6. As synchronization is established internally when an IRQAEC interrupt is generated, a maximum error of 1 t_{cyc} will occur between clock halting and interrupt acceptance.

Rev. 7.00 Mar 10, 2005 page 329 of 652 REJ09B0042-0700

Section 9 Timers

Rev. 7.00 Mar 10, 2005 page 330 of 652 REJ09B0042-0700

Section 10 Serial Communication Interface

10.1 Overview

The H8/38024 Group is provided with one serial communication interface, SCI3.

Serial communication interface 3 (SCI3) can carry out serial data communication in either asynchronous or synchronous mode. It is also provided with a multiprocessor communication function that enables serial data to be transferred among processors.

10.1.1 Features

Features of SCI3 are listed below.

- Choice of asynchronous or synchronous mode for serial data communication
 - Asynchronous mode

Serial data communication is performed asynchronously, with synchronization provided character by character. In this mode, serial data can be exchanged with standard asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A multiprocessor communication function is also provided, enabling serial data communication among processors.

There is a choice of 16 data transfer formats.

Data length	7, 8, 5 bits
Stop bit length	1 or 2 bits
Parity	Even, odd, or none
Multiprocessor bit	1 or 0
Receive error detection	Parity, overrun, and framing errors
Break detection	Break detected by reading the RXD_{32} pin level directly when a framing error occurs

— Synchronous mode

Serial data communication is synchronized with a clock. In this mode, serial data can be exchanged with another LSI that has a synchronous communication function.

Data length	8 bits
Receive error detection	Overrun errors

Rev. 7.00 Mar 10, 2005 page 331 of 652 REJ09B0042-0700

• Full-duplex communication

Separate transmission and reception units are provided, enabling transmission and reception to be carried out simultaneously. The transmission and reception units are both double-buffered, allowing continuous transmission and reception.

- On-chip baud rate generator, allowing any desired bit rate to be selected
- Choice of an internal or external clock as the transmit/receive clock source
- Six interrupt sources: transmit end, transmit data empty, receive data full, overrun error, framing error, and parity error
- Note: On the H8/38124 Group, the system clock generator must be used when carrying out this function.

Rev. 7.00 Mar 10, 2005 page 332 of 652 REJ09B0042-0700

10.1.2 Block Diagram

Figure 10.1 shows a block diagram of SCI3.




Figure 10.1 SCI3 Block Diagram

Rev. 7.00 Mar 10, 2005 page 333 of 652 REJ09B0042-0700

10.1.3 Pin Configuration

Table 10.1 shows the SCI3 pin configuration.

Table 10.1 Pin Configuration

Name	Abbr.	I/O	Function
SCI3 clock	SCK ₃₂	I/O	SCI3 clock input/output
SCI3 receive data input	RXD ₃₂	Input	SCI3 receive data input
SCI3 transmit data output	TXD ₃₂	Output	SCI3 transmit data output

10.1.4 Register Configuration

Table 10.2 shows the SCI3 register configuration.


Table 10.2 Registers

Name	Abbr.	R/W	Initial Value	Address
Serial mode register	SMR	R/W	H'00	H'FFA8
Bit rate register	BRR	R/W	H'FF	H'FFA9
Serial control register 3	SCR3	R/W	H'00	H'FFAA
Transmit data register	TDR	R/W	H'FF	H'FFAB
Serial status register	SSR	R/W	H'84	H'FFAC
Receive data register	RDR	R	H'00	H'FFAD
Transmit shift register	TSR	Protected	_	_
Receive shift register	RSR	Protected	_	—
Bit rate counter	BRC	Protected	_	_
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA
Serial port control register	SPCR	R/W		H'FF91

Rev. 7.00 Mar 10, 2005 page 334 of 652 REJ09B0042-0700

10.2 Register Descriptions

10.2.1 Receive Shift Register (RSR)



RSR is a register used to receive serial data. Serial data input to RSR from the RXD_{32} pin is set in the order in which it is received, starting from the LSB (bit 0), and converted to parallel data. When one byte of data is received, it is transferred to RDR automatically.

RSR cannot be read or written directly by the CPU.

10.2.2 Receive Data Register (RDR)

Bit	7	6	5	4	3	2	1	0
	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

RDR is an 8-bit register that stores received serial data.

When reception of one byte of data is finished, the received data is transferred from RSR to RDR, and the receive operation is completed. RSR is then able to receive data. RSR and RDR are double-buffered, allowing consecutive receive operations.

RDR is a read-only register, and cannot be written by the CPU.

RDR is initialized to H'00 upon reset, and in standby, module standby or watch mode.

Rev. 7.00 Mar 10, 2005 page 335 of 652 REJ09B0042-0700

10.2.3 Transmit Shift Register (TSR)

Bit	7	6	5	4	3	2	1	0
Read/Write						_	—	—

TSR is a register used to transmit serial data. Transmit data is first transferred from TDR to TSR, and serial data transmission is carried out by sending the data to the TXD_{32} pin in order, starting from the LSB (bit 0). When one byte of data is transmitted, the next byte of transmit data is transferred to TDR, and transmission started, automatically. Data transfer from TDR to TSR is not performed if no data has been written to TDR (if bit TDRE is set to 1 in the serial status register (SSR)).

TSR cannot be read or written directly by the CPU.

10.2.4 Transmit Data Register (TDR)

Bit	7	6	5	4	3	2	1	0
	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

TDR is an 8-bit register that stores transmit data. When TSR is found to be empty, the transmit data written in TDR is transferred to TSR, and serial data transmission is started. Continuous transmission is possible by writing the next transmit data to TDR during TSR serial data transmission.

TDR can be read or written by the CPU at any time.

TDR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

Rev. 7.00 Mar 10, 2005 page 336 of 652 REJ09B0042-0700

10.2.5 Serial Mode Register (SMR)

Bit	7	6	5	4	3	2	1	0
	СОМ	CHR	PE	PM	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SMR is an 8-bit register used to set the serial data transfer format and to select the clock source for the baud rate generator.

SMR can be read or written by the CPU at any time.

SMR is initialized to H'00 upon reset, and in standby, module standby, or watch mode.

Bit 7—Communication Mode (COM)

Bit 7 selects whether SCI3 operates in asynchronous mode or synchronous mode.

Bit 7 COM	Description	
0	Asynchronous mode	(initial value)
1	Synchronous mode	

Bit 6—Character Length (CHR)

_ . . .

Bit 6 selects either 7 or 8 bits as the data length to be used in asynchronous mode. In synchronous mode the data length is always 8 bits, irrespective of the bit 6 setting.

Bit 6 CHR	Description	
0	8-bit data/5-bit data ^{*2}	(initial value)
1	7-bit data ^{*1} /5-bit data ^{*2}	
Notes:	1. When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.	

2. When 5-bit data is selected, set both PE and MP to 1. The three most significant bits (bits 7, 6, and 5) of TDR are not transmitted.

Rev. 7.00 Mar 10, 2005 page 337 of 652 REJ09B0042-0700

Bit 5—Parity Enable (PE)

Bit 5 selects whether a parity bit is to be added during transmission and checked during reception in asynchronous mode. In synchronous mode parity bit addition and checking is not performed, irrespective of the bit 5 setting.

Bit 5 PE	Description	
	•	
0	Parity bit addition and checking disabled ^{*2}	(initial value)
1	Parity bit addition and checking enabled ^{*1/*2}	
Notes: 1	. When PE is set to 1, even or odd parity, as designated by b data before it is sent, and the received parity bit is checked designated by bit PM.	
2	. For the case where 5-bit data is selected, see table 10.11.	

Bit 4—Parity Mode (PM)

Bit 4 selects whether even or odd parity is to be used for parity addition and checking. The PM bit setting is only valid in asynchronous mode when bit PE is set to 1, enabling parity bit addition and checking. The PM bit setting is invalid in synchronous mode, and in asynchronous mode if parity bit addition and checking is disabled.

Bit 4 PM	Description	
0	Even parity ^{*1}	(initial value)
1	Odd parity ^{*2}	
Notes:	1. When even parity is selected, a parity bit is added in transmission number of 1 bits in the transmit data plus the parity bit is an even a check is carried out to confirm that the number of 1 bits in the re parity bit is an even number.	number; in reception,
	2. When odd parity is selected, a parity bit is added in transmission number of 1 bits in the transmit data plus the parity bit is an odd in check is carried out to confirm that the number of 1 bits in the received out to confirm that the number of 1 bits in the number of 1 bits	number; in reception, a

Rev. 7.00 Mar 10, 2005 page 338 of 652 REJ09B0042-0700

parity bit is an odd number.

Bit 3—Stop Bit Length (STOP)

Bit 3 selects 1 bit or 2 bits as the stop bit length in asynchronous mode. The STOP bit setting is only valid in asynchronous mode. When synchronous mode is selected the STOP bit setting is invalid since stop bits are not added.

Bit 3 STOP	Description	
0	1 stop bit ^{*1}	(initial value)
1	2 stop bits ^{*2}	
Notes: 1	1. In transmission, a single 1 bit (stop bit) is addee	d at the end of a transmit character.

2. In transmission, two 1 bits (stop bits) are added at the end of a transmit character.

In reception, only the first of the received stop bits is checked, irrespective of the STOP bit setting. If the second stop bit is 1 it is treated as a stop bit, but if 0, it is treated as the start bit of the next transmit character.

Bit 2—Multiprocessor Mode (MP)

Bit 2 enables or disables the multiprocessor communication function. When the multiprocessor communication function is enabled, the parity settings in the PE and PM bits are invalid. The MP bit setting is only valid in asynchronous mode. When synchronous mode is selected the MP bit should be set to 0. For details on the multiprocessor communication function, see section 10.3.4, Multiprocessor Communication Function.

Bit 2

MP	Description	
0	Multiprocessor communication function disabled*	(initial value)
1	Multiprocessor communication function enabled*	

Note: * For the case where 5-bit data is selected, see table 10.11.

Rev. 7.00 Mar 10, 2005 page 339 of 652 REJ09B0042-0700

Bits 1 and 0—Clock Select 1, 0 (CKS1, CKS0)

Bits 1 and 0 choose $\phi/64$, $\phi/16$, $\phi w/2$, or ϕ as the clock source for the baud rate generator.

For the relation between the clock source, bit rate register setting, and baud rate, see section 10.2.8, Bit rate register (BRR).

Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	φ clock	(initial value)
0	1	ϕ w/2 clock ^{*1} / ϕ w clock ^{*2}	
1	0	φ/16 clock	
1	1	∲/64 clock	

Notes: 1. ϕ w/2 clock in active (medium-speed/high-speed) mode and sleep mode

2. ϕ w clock in subactive mode and subsleep mode. In subactive or subsleep mode, SCI3 can be operated when CPU clock is ϕ w/2 only.

10.2.6 Serial Control Register 3 (SCR3)

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR3 is an 8-bit register for selecting transmit or receive operation, the asynchronous mode clock output, interrupt request enabling or disabling, and the transmit/receive clock source.

SCR3 can be read or written by the CPU at any time.

SCR3 is initialized to H'00 upon reset, and in standby, module standby or watch mode.

Bit 7—Transmit Interrupt Enable (TIE)

Bit 7 selects enabling or disabling of the transmit data empty interrupt request (TXI) when transmit data is transferred from the transmit data register (TDR) to the transmit shift register (TSR), and bit TDRE in the serial status register (SSR) is set to 1.

TXI can be released by clearing bit TDRE or bit TIE to 0.

Rev. 7.00 Mar 10, 2005 page 340 of 652 REJ09B0042-0700

Bit 7		
TIE	Description	
0	Transmit data empty interrupt request (TXI) disabled	(initial value)
1	Transmit data empty interrupt request (TXI) enabled	

Bit 6—Receive Interrupt Enable (RIE)

Bit 6 selects enabling or disabling of the receive data full interrupt request (RXI) and the receive error interrupt request (ERI) when receive data is transferred from the receive shift register (RSR) to the receive data register (RDR), and bit RDRF in the serial status register (SSR) is set to 1. There are three kinds of receive error: overrun, framing, and parity.

RXI and ERI can be released by clearing bit RDRF or the FER, PER, or OER error flag to 0, or by clearing bit RIE to 0.

Bit 6 RIE	Description	
0	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled	(initial value)
1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled	

Bit 5—Transmit Enable (TE)

Bit 5 selects enabling or disabling of the start of transmit operation.

Bit 5

TE	Description	
0	Transmit operation disabled ^{*1} (TXD32 pin is I/O port)	(initial value)
1	Transmit operation enabled ^{*2} (TXD32 pin is transmit data pin)	
Notes:	1. Bit TDRE in SSR is fixed at 1.	

 When transmit data is written to TDR in this state, bit TDRE in SSR is cleared to 0 and serial data transmission is started. Be sure to carry out serial mode register (SMR) settings, and setting of bit SPC32 in SPCR, to decide the transmission format before setting bit TE to 1.

> Rev. 7.00 Mar 10, 2005 page 341 of 652 REJ09B0042-0700

Renesas

Bit 4—Receive Enable (RE)

Bit 4 selects enabling or disabling of the start of receive operation.

Bit 4 RE	Description	
0	Receive operation disabled ^{*1} (RXD32 pin is I/O port)	(initial value)
1	Receive operation enabled ^{*2} (RXD32 pin is receive data pin)	
Notes:	. Note that the RDRF, FER, PER, and OER flags in SSR are not affect	ted when bit RE is

cleared to 0, and retain their previous state.In this state, serial data reception is started when a start bit is detected in asynchronous

 In this state, serial data reception is started when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode. Be sure to carry out serial mode register (SMR) settings to decide the reception format before setting bit RE to 1.

Bit 3—Multiprocessor Interrupt Enable (MPIE)

RDRF, FER, and OER flags are enabled.

Bit 3 selects enabling or disabling of the multiprocessor interrupt request. The MPIE bit setting is only valid when asynchronous mode is selected and reception is carried out with bit MP in SMR set to 1. The MPIE bit setting is invalid when bit COM is set to 1 or bit MP is cleared to 0.

Bit 3 MPIE	Description
0	Multiprocessor interrupt request disabled (normal receive operation) (initial value) Clearing condition: When data is received in which the multiprocessor bit is set to 1
1	Multiprocessor interrupt request enabled*
Note: *	⁵ Receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and OER status flags in SSR is not performed. RXI, ERI, and setting of the RDRF, FER, and OER flags in SSR, are disabled until data with the multiprocessor bit set to 1 is received. When a receive character with the multiprocessor bit set to 1 is received, bit MPBR in SSR is set to 1, bit MPIE is automatically cleared to 0, and RXI and ERI requests

(when bits TIE and RIE in serial control register 3 (SCR3) are set to 1) and setting of the

Rev. 7.00 Mar 10, 2005 page 342 of 652 REJ09B0042-0700

Bit 2—Transmit End Interrupt Enable (TEIE)

Bit 2 selects enabling or disabling of the transmit end interrupt request (TEI) if there is no valid transmit data in TDR when MSB data is to be sent.

Bit 2 TEIE	Description	
0	Transmit end interrupt request (TEI) disabled	(initial value)
1	Transmit end interrupt request (TEI) $enabled^*$	
Note: *	TEI can be released by clearing bit TDRE to 0 and clearing bit TEI clearing bit TEIE to 0.	ND to 0 in SSR, or by

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0)

Bits 1 and 0 select the clock source and enabling or disabling of clock output from the SCK_{32} pin. The combination of CKE1 and CKE0 determines whether the SCK_{32} pin functions as an I/O port, a clock output pin, or a clock input pin.

The CKE0 bit setting is only valid in case of internal clock operation (CKE1 = 0) in asynchronous mode. In synchronous mode, or when external clock operation is used (CKE1 = 1), bit CKE0 should be cleared to 0.

After setting bits CKE1 and CKE0, set the operating mode in the serial mode register (SMR).

Bit 0	Description		
CKE0	Communication Mode	Clock Source	SCK ₃₂ Pin Function
0	Asynchronous	Internal clock	I/O port ^{*1}
	Synchronous	Internal clock	Serial clock output*1
1	Asynchronous	Internal clock	Clock output*2
	Synchronous	Reserved	
0	Asynchronous	External clock	Clock input ^{*3}
	Synchronous	External clock	Serial clock input
1	Asynchronous	Reserved	
	Synchronous	Reserved	
	0 1	CKE0Communication Mode0Asynchronous0Asynchronous1Asynchronous0Asynchronous0Asynchronous1Asynchronous1Asynchronous1Asynchronous	Bit 0 CKE0Communication ModeClock Source0AsynchronousInternal clock0AsynchronousInternal clock1AsynchronousInternal clock1AsynchronousReserved0AsynchronousExternal clock0AsynchronousExternal clock1AsynchronousExternal clock1AsynchronousReserved

For details on clock source selection, see table 10.9 in section 10.3.1, Overview.

Notes: 1. Initial value

2. A clock with the same frequency as the bit rate is output.

3. Input a clock with a frequency 16 times the bit rate.

Rev. 7.00 Mar 10, 2005 page 343 of 652 REJ09B0042-0700

10.2.7	Serial Status	Register (SSR)
10.2.7	Serial Status	Register (BBR)

Bit	7	6	5	4	3	2	1	0
	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT
Initial value	1	0	0	0	0	1	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: * Only a write of 0 for flag clearing is possible.

SSR is an 8-bit register containing status flags that indicate the operational status of SCI3, and multiprocessor bits.

SSR can be read or written to by the CPU at any time, but 1 cannot be written to bits TDRE, RDRF, OER, PER, and FER.

Bits TEND and MPBR are read-only bits, and cannot be modified.

SSR is initialized to H'84 upon reset, and in standby, module standby, or watch mode.

Bit 7—Transmit Data Register Empty (TDRE)

Bit 7 indicates that transmit data has been transferred from TDR to TSR.

Bit 7 TDRE	Description	
0	Transmit data written in TDR has not been transferred to TSR Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction	
1	Transmit data has not been written to TDR, or transmit data written in TDR has been transferred to TSR Setting conditions: When bit TE in SCR3 is cleared to 0 When data is transferred from TDR to TSR	(initial value)

Rev. 7.00 Mar 10, 2005 page 344 of 652 REJ09B0042-0700

Bit 6—Receive Data Register Full (RDRF)

Bit 6 indicates that received data is stored in RDR.

Bit 6 RDRF	Description
0	There is no receive data in RDR(initial value)Clearing conditions:After reading RDRF = 1, cleared by writing 0 to RDRFWhen RDR data is read by an instruction
1	There is receive data in RDR Setting condition: When reception ends normally and receive data is transferred from RSR to RDR
Note:	If an error is detected in the receive data, or if the RE bit in SCR3 has been cleared to 0, RDR and bit RDRF are not affected and retain their previous state. Note that if data reception is completed while bit RDRF is still set to 1, an overrun error (OER) will result and the receive data will be lost.

Bit 5—Overrun Error (OER)

Bit 5 indicates that an overrun error has occurred during reception.

Bit 5 OER	Description
0	Reception in progress or completed*1(initial value)Clearing condition:After reading OER = 1, cleared by writing 0 to OER
1	An overrun error has occurred during reception ^{*2} Setting condition: When reception is completed with RDRF set to 1
Notes:	 When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its previous state.
	 RDR retains the receive data it held before the overrun error occurred, and data received after the error is lost. Reception cannot be continued with bit OER set to 1, and in synchronous mode, transmission cannot be continued either.

Rev. 7.00 Mar 10, 2005 page 345 of 652 REJ09B0042-0700

Bit 4—Framing Error (FER)

Bit 4 indicates that a framing error has occurred during reception in asynchronous mode.

Bit 4 FER		Description	
0		Reception in progress or completed ^{*1} Clearing condition: After reading FER = 1, cleared by writing 0 to FER	(initial value)
1		A framing error has occurred during reception Setting condition: When the stop bit at the end of the receive data is checked for a value of 1 at the end of reception, and the stop bit is 0 ^{*2}	
Notes:	1.	When bit RE in SCR3 is cleared to 0, bit FER is not affected and retains i state.	ts previous
	2.	Note that, in 2-stop-bit mode, only the first stop bit is checked for a value second stop bit is not checked. When a framing error occurs the receive transferred to RDR but bit RDRF is not set. Reception cannot be continu FER set to 1. In synchronous mode, neither transmission nor reception is when bit FER is set to 1.	data is ed with bit

Bit 3—Parity Error (PER)

Bit 3 indicates that a parity error has occurred during reception with parity added in asynchronous mode.

Bit 3 PER	Description	
0	Reception in progress or completed ^{*1} Clearing condition: After reading PER = 1, cleared by writing 0 to PER	(initial value)
1	A parity error has occurred during reception ^{*2} Setting condition: When the number of 1 bits in the receive data plus parity bit does not match the parity designated by bit PM in the serial mode register (SMR))
Notes:	 When bit RE in SCR3 is cleared to 0, bit PER is not affected and retains it state. Receive data in which a parity error has occurred is still transferred to RDI RDRF is not set. Reception cannot be continued with bit PER set to 1. In mode, neither transmission nor reception is possible when bit FER is set to 	, R, but bit synchronous

Rev. 7.00 Mar 10, 2005 page 346 of 652 REJ09B0042-0700

Bit 2—Transmit End (TEND)

Bit 2 indicates that bit TDRE is set to 1 when the last bit of a transmit character is sent.

Bit 2 is a read-only bit and cannot be modified.

Bit 2 TEND	Description	
0	Transmission in progress Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction	
1	Transmission ended Setting conditions: When bit TE in SCR3 is cleared to 0 When bit TDRE is set to 1 when the last bit of a transmit charac	(initial value)

Bit 1—Multiprocessor Bit Eeceive (MPBR)

Bit 1 stores the multiprocessor bit in a receive character during multiprocessor format reception in asynchronous mode.

Bit 1 is a read-only bit and cannot be modified.

Bit 1 MPBR	Description		
0	Data in which the multiprocessor bit is 0 has been received $\!\!\!\!\!^*$	(initial value)	
1	Data in which the multiprocessor bit is 1 has been received		
Noto: * V	When hit PE is alcored to 0 in SCP2 with the multiprocessor format hit	MDPD is not	

Note: * When bit RE is cleared to 0 in SCR3 with the multiprocessor format, bit MPBR is not affected and retains its previous state.

Bit 0-Multiprocessor Bit Transfer (MPBT)

Bit 0 stores the multiprocessor bit added to transmit data when transmitting in asynchronous mode. The bit MPBT setting is invalid when synchronous mode is selected, when the multiprocessor communication function is disabled, and when not transmitting.

Bit 0 MPBT	Description	
0	A 0 multiprocessor bit is transmitted	(initial value)
1	A 1 multiprocessor bit is transmitted	

Rev. 7.00 Mar 10, 2005 page 347 of 652 REJ09B0042-0700

10.2.8	Bit Rate Re	gister (BRR)
--------	-------------	--------------

Bit	7	6	5	4	3	2	1	0
	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

BRR is an 8-bit register that designates the transmit/receive bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 of the serial mode register (SMR).

BRR can be read or written by the CPU at any time.

BRR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

Table 10.3 shows examples of BRR settings in asynchronous mode. The values shown are for active (high-speed) mode.

								¢							
		16.4	kHz		19.2	kHz		1 MH	lz	1.	2288	MHz		2 MF	łz
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	_		_	_	_	—	2	17	-1.36	2	21	-0.83	3	8	-1.36
150	—	_	—	0	3	0	2	12	0.16	3	3	0	2	25	0.16
200	—	—	—	0	2	0	2	9	-2.34	3	2	0	3	4	-2.34
250	0	1	2.5	—	—	_	3	1	-2.34	0	153	-0.26	2	15	-2.34
300		_	_	0	1	0	0	103	0.16	3	1	0	2	12	0.16
600	—	—	—	0	0	0	0	51	0.16	3	0	0	0	103	0.16
1200				—	_	_	0	25	0.16	2	1	0	0	51	0.16
2400					_	_	0	12	0.16	2	0	0	0	25	0.16
4800				—	_	_	_	—	_	0	7	0	0	12	0.16
9600				—	—	_	_	—	_	0	3	0	—	_	_
19200				—	—	_	_	—	—	0	1	0	—		_
31250				—	—	_	0	0	0	—	_	_	0	1	0
38400				_	_				_	0	0	0	—	_	—

 Table 10.3
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

Rev. 7.00 Mar 10, 2005 page 348 of 652 REJ09B0042-0700

		φ								
		5 Mł	Ηz	8 MHz				10 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	3	21	0.88	3	35	-1.36	3	43	0.88	
150	3	15	1.73	3	25	0.16	3	32	-1.36	
200	3	11	1.73	3	19	-2.34	3	23	1.73	
250	3	9	-2.34	3	15	-2.34	3	19	-2.34	
300	3	7	1.73	3	12	0.16	3	15	1.73	
600	3	3	1.73	2	25	0.16	3	7	1.73	
1200	3	1	1.73	2	12	0.16	3	3	1.73	
2400	3	0	1.73	0	103	0.16	3	1	1.73	
4800	2	1	1.73	0	51	0.16	3	0	1.73	
9600	2	0	173	0	25	0.16	2	1	1.73	
19200	0	7	1.73	0	12	0.16	2	0	1.73	
31250	0	4	0	0	7	0	0	9	0	
38400	0	3	1.73	—		_	0	7	1.73	

 Table 10.3
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

Notes: No indication: Setting not possible.

-: Setting possible, but errors may result.

1. The value set in BRR is given by the following equation:

$$N = \frac{\phi}{(32 \cdot 2^{2n} \cdot B)} - 1$$

where B: Bit rate (bit/s)

- N: Baud rate generator BRR setting ($0 \le N \le 255$)
- n: Baud rate generator input clock number (n = 0, 2, or 3) (The relation between n and the clock is shown in table 10.4.)
- 2. The error in table 10.3 is the value obtained from the following equation, rounded to two decimal places.

$$Error (\%) = \frac{B \text{ (rate obtained from n, N, OSC)} - R(\text{bit rate in left-hand column in table 10.3.)}}{R \text{ (bit rate in left-hand column in table 10.3.)}} \bullet 100$$

Rev. 7.00 Mar 10, 2005 page 349 of 652 REJ09B0042-0700

		SMR Setting				
n	Clock	CKS1	CKS0			
0	ф	0	0			
0	φw/2 ^{*1} /φw ^{*2}	0	1			
2	ф/16	1	0			
3	ф/64	1	1			

Table 10.4 Relation between n and Clock

Notes: 1. ϕ w/2 clock in active (medium-speed/high-speed) mode and sleep mode

2. $\,\phi$ w clock in subactive mode and subsleep mode

In subactive or subsleep mode, SCI3 can be operated when CPU clock is $\phi w/2$ only.

Table 10.5 shows the maximum bit rate for each frequency. The values shown are for active (high-speed) mode.

		Maximum Bit Rate		Setting			
OSC (MHz)	φ (MHz)	(bit/s)	n	Ν			
0.0384*	0.0192	600	0	0			
2	1	31250	0	0			
2.4576	1.2288	38400	0	0			
4	2	62500	0	0			
10	5	156250	0	0			
16	8	250000	0	0			
20	10	312500	0	0			

Table 10.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

Note: * When SMR is set up to CKS1 = 0, CKS0 = 1.

Rev. 7.00 Mar 10, 2005 page 350 of 652 REJ09B0042-0700

Table 10.6 shows examples of BRR settings in synchronous mode. The values shown are for active (high-speed) mode.

					φ					
Bit Rate	19.2 kHz				1 MHz			2 MHz		
(bit/s)	n	Ν	Error	n	Ν	Error	n	Ν	Error	
200	0	23	0	_		_	_	_		
250	—	—	—	—	—	—	2	124	0	
300	2	0	0			_	—	—		
500					_	_	—	—		
1K				0	249	0	—	_		
2.5K				0	99	0	0	199	0	
5K				0	49	0	0	99	0	
10K				0	24	0	0	49	0	
25K				0	9	0	0	19	0	
50K				0	4	0	0	9	0	
100K				—	—	—	0	4	0	
250K				0	0	0	0	1	0	
500K							0	0	0	
1M										

Table 10.6E	Examples of BRR Settings for	Various Bit Rates	(Synchronous Mode) (1)
-------------	------------------------------	-------------------	------------------------

Rev. 7.00 Mar 10, 2005 page 351 of 652 REJ09B0042-0700

					φ				
Bit Rate		5 MHz	:		8 MHz	2	10 MHz		
(bit/s)	n	Ν	Error	n	Ν	Error	n	Ν	Error
200	_	_	_	_		—	0	12499	0
250		—	_	3	124	0	2	624	0
300		—	_	—	_	_	0	8332	0
500	—	—	_	2	249	0	0	4999	0
1K		_	_	2	124	0	0	2499	0
2.5K		_	_	2	49	0	0	999	0
5K	0	249	0	2	24	0	0	499	0
10K	0	124	0	0	199	0	0	249	0
25K	0	49	0	0	79	0	0	99	0
50K	0	24	0	0	39	0	0	49	0
100K		_	_	0	19	0	0	24	0
250K	0	4	0	0	7	0	0	9	0
500K	—	—	_	0	3	0	0	4	0
1M		_	_	0	1	0	—		_

 Table 10.6
 Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (2)

Blank: Cannot be set.

- : A setting can be made, but an error will result.

Notes: The value set in BRR is given by the following equation:

$$N = \frac{\phi}{(4 \bullet 2^{2n} \bullet B)} - 1$$

where B: Bit rate (bit/s)

- N: Baud rate generator BRR setting ($0 \le N \le 255$)
- φ: System clock frequency
- n: Baud rate generator input clock number (n = 0, 2, or 3)

(The relation between n and the clock is shown in table 10.7.)

Rev. 7.00 Mar 10, 2005 page 352 of 652 REJ09B0042-0700

		SMR Setting					
n	Clock	CKS1	CKS0				
0	φ	0	0				
0	$\phi_w/2^{*1}/\phi w^{*2}$	0	1				
2	φ/16	1	0				
3	φ/64	1	1				

Table 10.7 Relation between n and Clock

Notes: 1. $\phi w/2$ clock in active (medium-speed/high-speed) mode and sleep mode

2. www.clock in subactive mode and subsleep mode

In subactive or subsleep mode, SCI3 can be operated when CPU clock is $\phi w/2$ only.

Rev. 7.00 Mar 10, 2005 page 353 of 652 REJ09B0042-0700

Clock stop register 1 (CKSTPR1) 10.2.9

Bit	7	6	5	4	3	2	1	0
	_	_	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bits relating to SCI3 are described here. For details of the other bits, see the sections on the relevant modules.


Bit 5—SCI3 Module Standby Mode Control (S32CKSTP)

Bit 5 controls setting and clearing of module standby mode for SCI3.

S32CKSTP	Description						
0	SCI3 is set to module standby mode *						
1	SCI3 module standby mode is cleared	(initial value)					
Note: * All	Note: * All SCI3 register is initialized in module standby mode						

All SCI3 register is initialized in module standby mode. Note:

10.2.10 Serial Port Control Register (SPCR)



SPCR is an 8-bit readable/writable register that performs RXD₃₂ and TXD₃₂ pin input/output data inversion switching.

Bits 7 and 6—Reserved

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Rev. 7.00 Mar 10, 2005 page 354 of 652 REJ09B0042-0700

Bit 5—P4₂/TXD₃₂ Pin Function Switch (SPC32)

This bit selects whether pin $P4_2/TXD_{32}$ is used as $P4_2$ or as TXD_{32} .

Bit 5 SPC32 Description

0.001	Beeenplien	
0	Functions as $P4_2$ I/O pin	(initial value)
1	Functions as TXD_{32} output pin [*]	

Note: * Set the TE bit in SCR3 after setting this bit to 1.

Bit 4—Reserved

Bit 4 is reserved; only 0 can be written to this bit.

Bit 3—TXD₃₂ Pin Output Data Inversion Switch

Bit 3 specifies whether or not TXD_{32} pin output data is to be inverted.

Bit 3 SCINV3	Description	
0	TXD ₃₂ output data is not inverted	(initial value)
1	TXD ₃₂ output data is inverted	

Bit 2—RXD₃₂ Pin Input Data Inversion Switch

Bit 2 specifies whether or not RXD_{32} pin input data is to be inverted.

Bit 2 SCINV2	Description	
0	RXD ₃₂ input data is not inverted	(initial value)
1	RXD ₃₂ input data is inverted	

Bits 1 and 0—Reserved

Bits 1 and 0 are reserved; only 0 can written to these bits.

Rev. 7.00 Mar 10, 2005 page 355 of 652 REJ09B0042-0700

Renesas

10.3 Operation

10.3.1 Overview

SCI3 can perform serial communication in two modes: asynchronous mode in which synchronization is provided character by character, and synchronous mode in which synchronization is provided by clock pulses. The serial mode register (SMR) is used to select asynchronous or synchronous mode and the data transfer format, as shown in table 10.8.

The clock source for SCI3 is determined by bit COM in SMR and bits CKE1 and CKE0 in SCR3, as shown in table 10.9.

Asynchronous Mode

- Choice of 5-, 7-, or 8-bit data length
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits. (The combination of these parameters determines the data transfer format and the character length.)
- Framing error (FER), parity error (PER), overrun error (OER), and break detection during reception
- Choice of internal or external clock as the clock source When internal clock is selected: SCI3 operates on the baud rate generator clock, and a clock with the same frequency as the bit rate can be output.

When external clock is selected: A clock with a frequency 16 times the bit rate must be input. (The on-chip baud rate generator is not used.)

Synchronous Mode

- Data transfer format: Fixed 8-bit data length
- Overrun error (OER) detection during reception
- Choice of internal or external clock as the clock source

When internal clock is selected: SCI3 operates on the baud rate generator clock, and a serial clock is output.

When external clock is selected: The on-chip baud rate generator is not used, and SCI3 operates on the input serial clock.

Rev. 7.00 Mar 10, 2005 page 356 of 652 REJ09B0042-0700

		SMR				Data Transfer Format					
Bit 7 COM	Bit 6 CHR	Bit 2 MP	Bit 5 PE	Bit 3 STOP	Mode	Data Length	Multiprocessor Bit	Parity Bit	Stop Bit Length		
0	0	0	0	0	Asynchronous	8-bit data	No	No	1 bit		
				1	mode				2 bits		
			1	0	-			Yes	1 bit		
				1	-				2 bits		
	1	_	0	0	-	7-bit data	_	No	1 bit		
				1	-				2 bits		
			1	0	-			Yes	1 bit		
				1	-				2 bits		
	0	1	0	0	-	8-bit data	Yes	No	1 bit		
				1	-				2 bits		
			1	0	-	5-bit data	No	_	1 bit		
				1	-				2 bits		
	1	_	0	0	-	7-bit data	Yes	_	1 bit		
				1	-				2 bits		
			1	0	-	5-bit data	No	Yes	1 bit		
				1	-				2 bits		
1	*	0	*	*	Synchronous mode	8-bit data	No	No	No		

Table 10.8 SMR Settings and Corresponding Data Transfer	r Formats
---	-----------

*: Don't care

Table 10.9 SMR and SCR3 Settings and Clock Source Selection

SMR	sc	CR3	_					
Bit 7	Bit 1	Bit 0	-	Transmit/Receive Clock				
COM	CKE1	CKE0	Mode	Clock Source	SCK ₃₂ Pin Function			
0	0	0	Asynchronous	Internal	I/O port (SCK ₃₂ pin not used)			
		1	mode		Outputs clock with same frequency as bit rate			
	1	0	-	External	Inputs clock with frequency 16 times bit rate			
1	0	0	Synchronous	Internal	Outputs serial clock			
	1	0	mode	External	Inputs serial clock			
0	1	1	Reserved (Do r	not specify these	e combinations)			
1	0	1	-					
1	1	1	-					

Rev. 7.00 Mar 10, 2005 page 357 of 652 REJ09B0042-0700

Interrupts and Continuous Transmission/Reception

SCI3 can carry out continuous reception using RXI and continuous transmission using TXI. These interrupts are shown in table 10.10.

Interrupt	Flags	Interrupt Request Conditions	Notes
RXI	RDRF RIE	When serial reception is performed normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, RXI is enabled and an interrupt is requested. (See figure 10.2(a).)	The RXI interrupt routine reads the receive data transferred to RDR and clears bit RDRF to 0. Continuous reception can be performed by repeating the above operations until reception of the next RSR data is completed.
TXI	TDRE TIE	When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, TXI is enabled and an interrupt is requested. (See figure 10.2(b).)	The TXI interrupt routine writes the next transmit data to TDR and clears bit TDRE to 0. Continuous transmission can be performed by repeating the above operations until the data transferred to TSR has been transmitted.
TEI	TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, TEI is enabled and an interrupt is requested. (See figure 10.2(c).)	TEI indicates that the next transmit data has not been written to TDR when the last bit of the transmit character in TSR is sent.

Rev. 7.00 Mar 10, 2005 page 358 of 652 REJ09B0042-0700




Figure 10.2(a) RDRF Setting and RXI Interrupt




Figure 10.2(b) TDRE Setting and TXI Interrupt





Figure 10.2(c) TEND Setting and TEI Interrupt



10.3.2 Operation in Asynchronous Mode

In asynchronous mode, serial communication is performed with synchronization provided character by character. A start bit indicating the start of communication and one or two stop bits indicating the end of communication are added to each character before it is sent.

SCI3 has separate transmission and reception units, allowing full-duplex communication. As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception.

Data Transfer Format

The general data transfer format in asynchronous communication is shown in figure 10.3.




Figure 10.3 Data Format in Asynchronous Communication

In asynchronous communication, the communication line is normally in the mark state (high level). SCI3 monitors the communication line and when it detects a space (low level), identifies this as a start bit and begins serial data communication.

One transfer data character consists of a start bit (low level), followed by transmit/receive data (LSB-first format, starting from the least significant bit), a parity bit (high or low level), and finally one or two stop bits (high level).

In asynchronous mode, synchronization is performed by the falling edge of the start bit during reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times the bit period, so that the transfer data is latched at the center of each bit.

Rev. 7.00 Mar 10, 2005 page 360 of 652 REJ09B0042-0700

Table 10.11 shows the 16 data transfer formats that can be set in asynchronous mode. The format is selected by the settings in the serial mode register (SMR).

Table 10.11	Data Transfer	Formats (As	ynchronous Mode)
--------------------	---------------	-------------	------------------

SMR				Serial Data Transfer Format and Frame Length						gτn					
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	s			8-	oit da	ita				STOP		
0	0	0	1	s			8-1	oit da	ıta				STOP	STOP	
0	0	1	0	s			8-	oit da	ıta				МРВ	STOP	
0	0	1	1	s			8-	oit da	ita				МРВ	STOP	STOP
0	1	0	0	s			8-	oit da	ıta				Р	STOP	
0	1	0	1	s			8-	oit da	ıta				Р	STOP	STOP
0	1	1	0	s			5-1	oit da	ita	STOP					
0	1	1	1	s			5-	oit da	ita	STOP	STOP				
1	0	0	0	s			7-	oit da	ita			STOP	'n		
1	0	0	1	s			7-	oit da	ita			STOP	STOP		
1	0	1	0	s			7-	oit da	ita			MPB	STOP		
1	0	1	1	s			7-	oit da	ita			MPB	STOP	STOP	
1	1	0	0	s			7-	oit da	ita			Ρ	STOP		
1	1	0	1	S			7-	oit da	ita			Ρ	STOP	STOP	
1	1	1	0	s			5-1	oit da	ita	Ρ	STOP				
1	1	1	1	S			5-1	oit da	ıta	Ρ	STOP	STOP			

SMR Serial Data Transfer Format and Frame Length

[Legend]

S: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit


Rev. 7.00 Mar 10, 2005 page 361 of 652 REJ09B0042-0700


Clock

Either an internal clock generated by the baud rate generator or an external clock input at the SCK_{32} pin can be selected as the SCI3 transmit/receive clock. The selection is made by means of bit COM in SMR and bits SCE1 and CKE0 in SCR3. See table 10.9 for details on clock source selection.

When an external clock is input at the SCK_{32} pin, the clock frequency should be 16 times the bit rate.

When SCI3 operates on an internal clock, the clock can be output at the SCK₃₂ pin. In this case the frequency of the output clock is the same as the bit rate, and the phase is such that the clock rises at the center of each bit of transmit/receive data, as shown in figure 10.4.





Data Transfer Operations

• SCI3 initialization

Before data is transferred on SCI3, bits TE and RE in SCR3 must first be cleared to 0, and then SCI3 must be initialized as follows.

Note: If the operation mode or data transfer format is changed, bits TE and RE must first be cleared to 0.


When bit TE is cleared to 0, bit TDRE is set to 1.

Note that the RDRF, PER, FER, and OER flags and the contents of RDR are retained when RE is cleared to 0.

When an external clock is used in asynchronous mode, the clock should not be stopped during operation, including initialization. When an external clock is used in synchronous mode, the clock should not be supplied during operation, including initialization.

Rev. 7.00 Mar 10, 2005 page 362 of 652 REJ09B0042-0700

Figure 10.5 shows an example of a flowchart for initializing SCI3.





Rev. 7.00 Mar 10, 2005 page 363 of 652 REJ09B0042-0700

• Transmitting





Figure 10.6 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3.



Rev. 7.00 Mar 10, 2005 page 364 of 652 REJ09B0042-0700

SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

Serial data is transmitted from the TXD_{32} pin using the relevant data transfer format in table 10.11. When the stop bit is sent, SCI3 checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and when the stop bit has been sent, starts transmission of the next frame. If bit TDRE is set to 1, bit TEND in SSR bit is set to 1 the mark state, in which 1s are transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made.





Figure 10.7 shows an example of the operation when transmitting in asynchronous mode.

Figure 10.7 Example of Operation when Transmitting in Asynchronous Mode (8-bit data, parity, 1 stop bit)

Rev. 7.00 Mar 10, 2005 page 365 of 652 REJ09B0042-0700

• Receiving

Figure 10.8 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3.





Rev. 7.00 Mar 10, 2005 page 366 of 652 REJ09B0042-0700




Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode) (cont)

Rev. 7.00 Mar 10, 2005 page 367 of 652 REJ09B0042-0700

SCI3 operates as follows when receiving data.

SCI3 monitors the communication line, and when it detects a 0 start bit, performs internal synchronization and begins reception. Reception is carried out in accordance with the relevant data transfer format in table 10.11. The received data is first placed in RSR in LSB-to-MSB order, and then the parity bit and stop bit(s) are received. SCI3 then carries out the following checks.

• Parity check

SCI3 checks that the number of 1 bits in the receive data conforms to the parity (odd or even) set in bit PM in the serial mode register (SMR).

- Stop bit check SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked.
- Status check

SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.

If no receive error is found in the above checks, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the error checks identify a receive error, bit OER, PER, or FER is set to 1 depending on the kind of error. Bit RDRF retains its state prior to receiving the data. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

Table 10.12 shows the conditions for detecting a receive error, and receive data processing.

Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception.

Receive Error	Abbr.	Receive Data Processing				
Overrun error	OER	Receive data is not transferred from RSR to RDR				
Framing error	FER	When the stop bit is 0	Receive data is transferred from RSR to RDR			
Parity error	PER	When the parity (odd or even) set in SMR is different from that of the received data	Receive data is transferred from RSR to RDR			

Rev. 7.00 Mar 10, 2005 page 368 of 652 REJ09B0042-0700




Figure 10.9 shows an example of the operation when receiving in asynchronous mode.

Figure 10.9 Example of Operation when Receiving in Asynchronous Mode (8-Bit Data, Parity, 1 Stop Bit)

10.3.3 Operation in Synchronous Mode


In synchronous mode, SCI3 transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

SCI3 has separate transmission and reception units, allowing full-duplex communication with a shared clock.

As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception.

Rev. 7.00 Mar 10, 2005 page 369 of 652 REJ09B0042-0700

Data Transfer Format



The general data transfer format in asynchronous communication is shown in figure 10.10.

Figure 10.10 Data Format in Synchronous Communication

In synchronous communication, data on the communication line is output from one falling edge of the serial clock until the next falling edge. Data confirmation is guaranteed at the rising edge of the serial clock.

One transfer data character begins with the LSB and ends with the MSB. After output of the MSB, the communication line retains the MSB state.

When receiving in synchronous mode, SCI3 latches receive data at the rising edge of the serial clock.

The data transfer format uses a fixed 8-bit data length.

Parity and multiprocessor bits cannot be added.

Clock

Either an internal clock generated by the baud rate generator or an external clock input at the SCK_{32} pin can be selected as the SCI3 serial clock. The selection is made by means of bit COM in SMR and bits CKE1 and CKE0 in SCR3. See table 10.9 for details on clock source selection.

When SCI3 operates on an internal clock, the serial clock is output at the SCK₃₂ pin. Eight pulses of the serial clock are output in transmission or reception of one character, and when SCI3 is not transmitting or receiving, the clock is fixed at the high level.

Rev. 7.00 Mar 10, 2005 page 370 of 652 REJ09B0042-0700


Data Transfer Operations

• SCI3 initialization

Data transfer on SCI3 first of all requires that SCI3 be initialized as described in section 10.3.2, 3. SCI3 initialization, and shown in figure 10.5.

• Transmitting

Figure 10.11 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3.





Rev. 7.00 Mar 10, 2005 page 371 of 652 REJ09B0042-0700

SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

When clock output mode is selected, SCI3 outputs 8 serial clock pulses. When an external clock is selected, data is output in synchronization with the input clock.

Serial data is transmitted from the TXD32 pin in order from the LSB (bit 0) to the MSB (bit 7). When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, SCI3 sets bit TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made.

After transmission ends, the SCK pin is fixed at the high level.

Note: Transmission is not possible if an error flag (OER, FER, or PER) that indicates the data reception status is set to 1. Check that these error flags are all cleared to 0 before a transmit operation.

Figure 10.12 shows an example of the operation when transmitting in synchronous mode.





Figure 10.12 Example of Operation when Transmitting in Synchronous Mode

Rev. 7.00 Mar 10, 2005 page 372 of 652 REJ09B0042-0700

• Receiving

Figure 10.13 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3.





Rev. 7.00 Mar 10, 2005 page 373 of 652 REJ09B0042-0700

SCI3 operates as follows when receiving data.

SCI3 performs internal synchronization and begins reception in synchronization with the serial clock input or output.

The received data is placed in RSR in LSB-to-MSB order.

After the data has been received, SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.

If this check shows that there is no overrun error, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the check identifies an overrun error, bit OER is set to 1.

Bit RDRF remains set to 1. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

See table 10.12 for the conditions for detecting a receive error, and receive data processing.

Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception.

Figure 10.14 shows an example of the operation when receiving in synchronous mode.






Figure 10.14 Example of Operation when Receiving in Synchronous Mode

Rev. 7.00 Mar 10, 2005 page 374 of 652 REJ09B0042-0700

• Simultaneous transmit/receive

Figure 10.15 shows an example of a flowchart for a simultaneous transmit/receive operation. This procedure should be followed for simultaneous transmission/reception after initializing SCI3.





Rev. 7.00 Mar 10, 2005 page 375 of 652 REJ09B0042-0700

- Notes: 1. When switching from transmission to simultaneous transmission/reception, check that SCI3 has finished transmitting and that bits TDRE and TEND are set to 1, clear bit TE to 0, and then set bits TE and RE to 1 simultaneously.
 - 2. When switching from reception to simultaneous transmission/reception, check that SCI3 has finished receiving, clear bit RE to 0, then check that bit RDRF and the error flags (OER, FER, and PER) are cleared to 0, and finally set bits TE and RE to 1 simultaneously.

10.3.4 Multiprocessor Communication Function

The multiprocessor communication function enables data to be exchanged among a number of processors on a shared communication line. Serial data communication is performed in asynchronous mode using the multiprocessor format (in which a multiprocessor bit is added to the transfer data).

In multiprocessor communication, each receiver is assigned its own ID code. The serial communication cycle consists of two cycles, an ID transmission cycle in which the receiver is specified, and a data transmission cycle in which the transfer data is sent to the specified receiver. These two cycles are differentiated by means of the multiprocessor bit, 1 indicating an ID transmission cycle, and 0, a data transmission cycle.

The sender first sends transfer data with a 1 multiprocessor bit added to the ID code of the receiver it wants to communicate with, and then sends transfer data with a 0 multiprocessor bit added to the transmit data. When a receiver receives transfer data with the multiprocessor bit set to 1, it compares the ID code with its own ID code, and if they are the same, receives the transfer data sent next. If the ID codes do not match, it skips the transfer data until data with the multiprocessor bit set to 1 is sent again.

In this way, a number of processors can exchange data among themselves.

Figure 10.16 shows an example of communication between processors using the multiprocessor format.

Rev. 7.00 Mar 10, 2005 page 376 of 652 REJ09B0042-0700




Figure 10.16 Example of Inter-Processor Communication Using Multiprocessor Format (Sending Data H'AA to Receiver A)


There is a choice of four data transfer formats. If a multiprocessor format is specified, the parity bit specification is invalid. See table 10.11 for details.


For details on the clock used in multiprocessor communication, see section 10.3.2, Operation in Asynchronous Mode.

• Multiprocessor transmitting

Figure 10.17 shows an example of a flowchart for multiprocessor data transmission. This procedure should be followed for multiprocessor data transmission after initializing SCI3.

Rev. 7.00 Mar 10, 2005 page 377 of 652 REJ09B0042-0700





Rev. 7.00 Mar 10, 2005 page 378 of 652 REJ09B0042-0700

SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

Serial data is transmitted from the TXD pin using the relevant data transfer format in table 10.11. When the stop bit is sent, SCI3 checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and when the stop bit has been sent, starts transmission of the next frame. If bit TDRE is set to 1 bit TEND in SSR bit is set to 1, the mark state, in which 1s are transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made.

Figure 10.18 shows an example of the operation when transmitting using the multiprocessor format.






Figure 10.18 Example of Operation when Transmitting using Multiprocessor Format (8-Bit Data, Multiprocessor Bit, 1 Stop Bit)

• Multiprocessor receiving

Figure 10.19 shows an example of a flowchart for multiprocessor data reception. This procedure should be followed for multiprocessor data reception after initializing SCI3.

Rev. 7.00 Mar 10, 2005 page 379 of 652 REJ09B0042-0700





Rev. 7.00 Mar 10, 2005 page 380 of 652 REJ09B0042-0700




Figure 10.19 Example of Multiprocessor Data Reception Flowchart (cont)

Figure 10.20 shows an example of the operation when receiving using the multiprocessor format.

Rev. 7.00 Mar 10, 2005 page 381 of 652 REJ09B0042-0700






Figure 10.20 Example of Operation when Receiving using Multiprocessor Format (8-Bit Data, Multiprocessor Bit, 1 Stop Bit)

Rev. 7.00 Mar 10, 2005 page 382 of 652 REJ09B0042-0700

10.4 Interrupts

SCI3 can generate six kinds of interrupts: transmit end, transmit data empty, receive data full, and three receive error interrupts (overrun error, framing error, and parity error). These interrupts have the same vector address.

The various interrupt requests are shown in table 10.13.

Table 10.13 SCI3 Interrupt Requests

Interrupt Abbr.	Interrupt Request	Vector Address
RXI	Interrupt request initiated by receive data full flag (RDRF)	H'0024
TXI	Interrupt request initiated by transmit data empty flag (TDRE)	-
TEI	Interrupt request initiated by transmit end flag (TEND)	-
ERI	Interrupt request initiated by receive error flag (OER, FER, PER)	

Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR3.

When bit TDRE is set to 1 in SSR, a TXI interrupt is requested. When bit TEND is set to 1 in SSR, a TEI interrupt is requested. These two interrupts are generated during transmission.

The initial value of bit TDRE in SSR is 1. Therefore, if the transmit data empty interrupt request (TXI) is enabled by setting bit TIE to 1 in SCR3 before transmit data is transferred to TDR, a TXI interrupt will be requested even if the transmit data is not ready.

Also, the initial value of bit TEND in SSR is 1. Therefore, if the transmit end interrupt request (TEI) is enabled by setting bit TEIE to 1 in SCR3 before transmit data is transferred to TDR, a TEI interrupt will be requested even if the transmit data has not been sent.

Effective use of these interrupt requests can be made by having processing that transfers transmit data to TDR carried out in the interrupt service routine.

To prevent the generation of these interrupt requests (TXI and TEI), on the other hand, the enable bits for these interrupt requests (bits TIE and TEIE) should be set to 1 after transmit data has been transferred to TDR.

When bit RDRF is set to 1 in SSR, an RXI interrupt is requested, and if any of bits OER, PER, and FER is set to 1, an ERI interrupt is requested. These two interrupt requests are generated during reception.

For further details, see section 3.3, Interrupts.

Rev. 7.00 Mar 10, 2005 page 383 of 652 REJ09B0042-0700

Renesas

10.5 Application Notes

The following points should be noted when using SCI3.

1. Relation between writes to TDR and bit TDRE

Bit TDRE in the serial status register (SSR) is a status flag that indicates that data for serial transmission has not been prepared in TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. When SCI3 transfers data from TDR to TSR, bit TDRE is set to 1.

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost of it has not yet been transferred to TSR. Accordingly, to ensure that serial transmission is performed dependably, you should first check that bit TDRE is set to 1, then write the transmit data to TDR once only (not two or more times).

2. Operation when a number of receive errors occur simultaneously

If a number of receive errors are detected simultaneously, the status flags in SSR will be set to the states shown in table 10.14. If an overrun error is detected, data transfer from RSR to RDR will not be performed, and the receive data will be lost.

SSR Status Flags			gs	_Receive Data Transfer		
\mathbf{RDRF}^*	OER	FER	PER	$RSR \rightarrow RDR$	Receive Error Status	
1	1	0	0	Х	Overrun error	
0	0	1	0	0	Framing error	
0	0	0	1	0	Parity error	
1	1	1	0	Х	Overrun error + framing error	
1	1	0	1	Х	Overrun error + parity error	
0	0	1	1	0	Framing error + parity error	
1	1	1	1	Х	Overrun error + framing error + parity error	

Table 10.14 SSR Status Flag States and Receive Data Transfer

O: Receive data is transferred from RSR to RDR.

X: Receive data is not transferred from RSR to RDR.

Note: * Bit RDRF retains its state prior to data reception. However, note that if RDR is read after an overrun error has occurred in a frame because reading of the receive data in the previous frame was delayed, RDRF will be cleared to 0.

Rev. 7.00 Mar 10, 2005 page 384 of 652 REJ09B0042-0700

3. Break detection and processing

When a framing error is detected, a break can be detected by reading the value of the RXD_{32} pin directly. In a break, the input from the RXD_{32} pin becomes all 0s, with the result that bit FER is set and bit PER may also be set.

SCI3 continues the receive operation even after receiving a break. Note, therefore, that even though bit FER is cleared to 0 it will be set to 1 again.

4. Mark state and break detection

When bit TE is cleared to 0, the TXD_{32} pin functions as an I/O port whose input/output direction and level are determined by PDR and PCR. This fact can be used to set the TXD_{32} pin to the mark state, or to detect a break during transmission.

To keep the communication line in the mark state (1 state) until bit TE is set to 1, set PCR = 1 and PDR = 1. Since bit TE is cleared to 0 at this time, the TXD_{32} pin functions as an I/O port and 1 is output.

To detect a break, clear bit TE to 0 after setting PCR = 1 and PDR = 0.

When bit TE is cleared to 0, the transmission unit is initialized regardless of the current transmission state, the TXD_{32} pin functions as an I/O port, and 0 is output from the TXD_{32} pin.

5. Receive error flags and transmit operation (synchronous mode only)

When a receive error flag (OER, PER, or FER) is set to 1, transmission cannot be started even if bit TDRE is cleared to 0. The receive error flags must be cleared to 0 before starting transmission.

Note also that receive error flags cannot be cleared to 0 even if bit RE is cleared to 0.

6. Receive data sampling timing and receive margin in asynchronous mode

In asynchronous mode, SCI3 operates on a basic clock with a frequency 16 times the transfer rate. When receiving, SCI3 performs internal synchronization by sampling the falling edge of the start bit with the basic clock. Receive data is latched internally at the 8th rising edge of the basic clock. This is illustrated in figure 10.21.

Rev. 7.00 Mar 10, 2005 page 385 of 652 REJ09B0042-0700




Figure 10.21 Receive Data Sampling Timing in Asynchronous Mode

Consequently, the receive margin in asynchronous mode can be expressed as shown in equation (1).

$$M = \{(0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F\} \bullet 100 [\%] \qquad \dots Equation (1)$$

where M: Receive margin (%)
N: Ratio of bit rate to clock (N = 16)
D: Clock duty (D = 0.5 to 1.0)
L: Frame length (L = 9 to 12)
F: Absolute value of clock frequency deviation

Substituting 0 for F (absolute value of clock frequency deviation) and 0.5 for D (clock duty) in equation (1), a receive margin of 46.875% is given by equation (2).

When D = 0.5 and F = 0, $M = \{0.5 - 1/(2 \times 16)\} \bullet 100 [\%]$ = 46.875% Equation (2)

However, this is only a computed value, and a margin of 20% to 30% should be allowed when carrying out system design.

Rev. 7.00 Mar 10, 2005 page 386 of 652 REJ09B0042-0700

7. Relation between RDR reads and bit RDRF

In a receive operation, SCI3 continually checks the RDRF flag. If bit RDRF is cleared to 0 when reception of one frame ends, normal data reception is completed. If bit RDRF is set to 1, this indicates that an overrun error has occurred.

When the contents of RDR are read, bit RDRF is cleared to 0 automatically. Therefore, if bit RDR is read more than once, the second and subsequent read operations will be performed while bit RDRF is cleared to 0. Note that, when an RDR read is performed while bit RDRF is cleared to 0, if the read operation coincides with completion of reception of a frame, the next frame of data may be read. This is illustrated in figure 10.22.




Figure 10.22 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed after first checking that bit RDRF is set to 1. If two or more reads are performed, the data read the first time should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there is sufficient margin in an RDR read operation before reception of the next frame is completed. To be precise in terms of timing, the RDR read should be completed before bit 7 is transferred in synchronous mode, or before the STOP bit is transferred in asynchronous mode.

Rev. 7.00 Mar 10, 2005 page 387 of 652 REJ09B0042-0700

8. Transmit and receive operations when making a state transition

Make sure that transmit and receive operations have completely finished before carrying out state transition processing.

9. Switching SCK₃₂ function

If pin SCK₃₂ is used as a clock output pin by SCI3 in synchronous mode and is then switched to a general input/output pin (a pin with a different function), the pin outputs a low level signal for half a system clock (ϕ) cycle immediately after it is switched.

This can be prevented by either of the following methods according to the situation.

a. When an SCK₃₂ function is switched from clock output to non clock-output

When stopping data transfer, issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively. In this case, bit COM in SMR should be left 1. The above prevents SCK₃₂ from being used as a general input/output pin. To avoid an intermediate level of voltage from being applied to SCK₃₂, the line connected to SCK₃₂ should be pulled up to the V_{CC} level via a resistor, or supplied with output from an external device.

b. When an SCK $_{\rm 32}$ function is switched from clock output to general input/output

When stopping data transfer,

- (i) Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively.
- (ii) Clear bit COM in SMR to 0
- (iii) Clear bits CKE1 and CKE0 in SCR3 to 0

Note that special care is also needed here to avoid an intermediate level of voltage from being applied to SCK₃₂.

10. Set up at subactive or subsleep mode

At subactive or subsleep mode, SCI3 becomes possible use only at CPU clock is $\phi w/2$.

11. Oscillator use with serial communications interface (H8/38124 Group only)

When implementing the serial communications interface on the H8/38124 Group, the system clock oscillator must be used. The on-chip oscillator should not be used in this case. See 4.2 (5), on-chip oscillator selection method, for information on switching between the system clock oscillator and the on-chip oscillator.

Rev. 7.00 Mar 10, 2005 page 388 of 652 REJ09B0042-0700

Section 11 10-Bit PWM

11.1 Overview

The H8/38024 Group is provided with two on-chip 10-bit PWMs (pulse width modulators), designated PWM1 and PWM2, with identical functions. The PWMs can be used as D/A converters by connecting a low-pass filter. In this section the suffix m (m = 1 or 2) is used with register names, etc., as in PWDRLm, which denotes the PWDRL registers for each PWM.

11.1.1 Features

Features of the 10-bit PWMs are as follows.

- Choice of four conversion periods
 Any of the following conversion periods can be chosen:
 4,096/φ, with a minimum modulation width of 4/φ
 2,048/φ, with a minimum modulation width of 2/φ
 1,024/φ, with a minimum modulation width of 1/φ
 512/φ, with a minimum modulation width of 1/2 φ
- Pulse division method for less ripple
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

On the H8/38124 Group it is possible to select between two types of PWM output: pulse-division PWM and event counter PWM (PWM incorporating AEC). (The H8/38024 Group, H8/38024F-ZTAT Group, and H8/38024S Group can only produce pulse-division PWM output.) Refer to section 9.7, Asynchronous Event Counter, for information on event counter PWM.

Rev. 7.00 Mar 10, 2005 page 389 of 652 REJ09B0042-0700

11.1.2 Block Diagram

Figure 11.1(1) shows a block diagram of the 10-bit PWM of the H8/38024 Group, H8/38024F-ZTAT Group, and H8/38024S Group. Figure 11.1(2) shows a block diagram of the 10-bit PWM of the H8/38124 Group.






Figure 11.1(1) Block Diagram of the 10-bit PWM (H8/38024 Group, H8/38024F-ZTAT Group, and H8/38024S Group: 1-Channel Configuration)

Rev. 7.00 Mar 10, 2005 page 390 of 652 REJ09B0042-0700





11.1.3 Pin Configuration

Table 11.1 shows the output pin assigned to the 10-bit PWM.

Table 11.1Pin Configuration

Name	Abbr.	I/O	Function
PWM1 output pin	PWM1	Output	Pulse-division PWM waveform output (PWM1)/ event counter PWM output (IECPWM)*
PWM2 output pin	PWM2	Output	Pulse-division PWM waveform output (PWM2)/ event counter PWM output (IECPWM)*

Note: * Implemented on H8/38124 Group only.

Rev. 7.00 Mar 10, 2005 page 391 of 652 REJ09B0042-0700

11.1.4 Register Configuration

Table 11.2 shows the register configuration of the 10-bit PWM.


Table 11.2 Register Configuration

Name	Abbr.	R/W	Initial Value	Address
PWM1 control register	PWCR1	W	H'FC/H'F8 [*]	H'FFD0
PWM1 data register U	PWDRU1	W	H'FC	H'FFD1
PWM1 data register L	PWDRL1	W	H'00	H'FFD2
PWM2 control register	PWCR2	W	H'FC/H'F8*	H'FFCD
PWM2 data register U	PWDRU2	W	H'FC	H'FFCE
PWM2 data register L	PWDRL2	W	H'00	H'FFCF
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FFFB

Note: * Implemented on H8/38124 Group only.

11.2 Register Descriptions

11.2.1 PWM Control Register (PWCRm)



Note: * Implemented on H8/38124 Group only.

On the H8/38024 Group, H8/38024F-ZTAT Group, and H8/38024S Group, PWCRm is an 8-bit write-only register for input clock selection.

Upon reset, PWCRm is initialized to H'FC. On the H8/38124 Group, PWCRm is an 8-bit writeonly register used to select the input clock and PWM output type. At reset PWCRm is initialized to H'F8.

Rev. 7.00 Mar 10, 2005 page 392 of 652 REJ09B0042-0700

Bits 7 to 2-Reserved/Bits 7 to 3-Reserved*

Bits 7 to 2 are reserved; they are always read as 1, and cannot be modified.

Note: * Implemented on H8/38124 Group only.

Bit 2—Output Format Select (PWCRm2)*

This bit selects the format of the output from the PWMm output pin.

This bit is write-only. Reading it always returns 1.

Bit 2 PWCRm2	Description	
0	Pulse-division PWM	(initial value)
1	Event counter PWM	

Note: * Implemented on H8/38124 Group only.

Bits 1 and 0—Clock Select 1 and 0 (PWCRm1, PWCRm0)

Bits 1 and 0 select the clock supplied to the 10-bit PWM. These bits are write-only bits; they are always read as 1.

Bit 1 Bit 0 PWCRm1 PWCRm0 Description

		Description	
0	0	The input clock is ϕ (t ϕ^* = 1/ ϕ) The conversion period is 512/ ϕ , with a minimum modulation width of 1/2 ϕ	(initial value)
0	1	The input clock is $\phi/2$ (t $\phi^* = 2/\phi$) The conversion period is 1,024/ ϕ , with a minimum modulation width of 1/ ϕ	
1	0	The input clock is $\phi/4$ (t $\phi^* = 4/\phi$) The conversion period is 2,048/ ϕ , with a minimum modulation width of 2/ ϕ	
1	1	The input clock is $\phi/8$ (t $\phi^* = 8/\phi$) The conversion period is 4,096/ ϕ , with a minimum modulation width of 4/ ϕ	

Note: * Period of PWM input clock.

Rev. 7.00 Mar 10, 2005 page 393 of 652 REJ09B0042-0700

PWDRUm								
Bit	7	6	5	4	3	2	1	0
		—	—		—	—	PWDRUm1	PWDRUm0
Initial value	1	1	1	1	1	1	0	0
Read/Write	_				_		W	W
PWDRLm								
Bit	7	6	5	4	3	2	1	0
	PWDRLm7	PWDRLm6	PWDRLm5	PWDRLm4	PWDRLm3	PWDRLm2	PWDRLm1	PWDRLm0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

11.2.2 PWM Data Registers U and L (PWDRUm, PWDRLm)

PWDRUm and PWDRLm form a 10-bit write-only register, with the upper 2 bits assigned to PWDRUm and the lower 8 bits to PWDRLm. The value written to PWDRUm and PWDRLm gives the total high-level width of one PWM waveform cycle.

When 10-bit data is written to PWDRUm and PWDRLm, the register contents are latched in the PWM waveform generator, updating the PWM waveform generation data. The 10-bit data should always be written in the following sequence:

- 1. Write the lower 8 bits to PWDRLm.
- 2. Write the upper 2 bits to PWDRUm for the same channel.

PWDRUm and PWDRLm are write-only registers. If they are read, all bits are read as 1.

Upon reset, PWDRUm is initialized to H'FC, and PWDRLm to H'00.

Rev. 7.00 Mar 10, 2005 page 394 of 652 REJ09B0042-0700

11.2.3 Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
	LVDCKSTP*	_	_	PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	_	_	R/W	R/W	R/W	R/W	R/W

Note: * Bits 6 and 5 are also reserved on products other than the H8/38124 Group.

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the PWM is described here. For details of the other bits, see the sections on the relevant modules.

Bits 4 and 1—PWM Module Standby Mode Control (PWmCKSTP)

Bits 4 and 1 control setting and clearing of module standby mode for the PWMm.

0	PWMm is set to module standby mode	
1	PWMm module standby mode is cleared	(initial value)

Rev. 7.00 Mar 10, 2005 page 395 of 652 REJ09B0042-0700

11.3 Operation

11.3.1 Operation

When using the 10-bit PWM, set the registers in the following sequence.

- 1. Set PWM1 or PWM2 in PMR9 to 1 for the PWM channel to be used, so that pin P9₀/PWM1 or P9₁/PWM2 is designated as the PWM output pin, or both are designated as PWM output pins.
- 3. Set the output waveform data in PWDRUm and PWDRLm. Be sure to write in the correct sequence, first PWDRLm then PWDRUm for the same channel. When data is written to PWDRUm, the data will be latched in the PWM waveform generator, updating the PWM waveform generation in synchronization with internal signals.

One conversion period consists of 4 pulses, as shown in figure 11.2. The total of the high-level pulse widths during this period (T_H) corresponds to the data in PWDRUm and PWDRLm. This relation can be represented as follows.

 $T_{\rm H}$ = (data value in PWDRUm and PWDRLm + 4) • t₀/2

where t ϕ is the PWM input clock period: $1/\phi$ (PWCRm = H'0), $2/\phi$ (PWCRm = H'1), $4/\phi$ (PWCRm = H'2), or $8/\phi$ (PWCRm = H'3).

Example: Settings in order to obtain a conversion period of 1,024 µs:

When PWCRm1 = 0 and PWCRm0 = 0, the conversion period is $512/\phi$, so ϕ must be 0.5 MHz. In this case, tfn = 256 µs, with $1/2\phi$ (resolution) = 1.0 µs. When PWCRm1 = 0 and PWCRm0 = 1, the conversion period is $1,024/\phi$, so ϕ must be 1 MHz. In this case, tfn = 256 µs, with $1/\phi$ (resolution) = 1.0 µs. When PWCRm1 = 1 and PWCRm0 = 0, the conversion period is $2,048/\phi$, so ϕ must be 2 MHz. In this case, tfn = 256 µs, with $2/\phi$ (resolution) = 1.0 µs. When PWCRm1 = 1 and PWCRm0 = 1, the conversion period is $4,096/\phi$, so ϕ must be 4 MHz. In this case, tfn = 256 µs, with $4/\phi$ (resolution) = 1.0 µs Accordingly, for a conversion period of 1,024 µs, the system clock frequency (ϕ) must be 0.5 MHz, 1 MHz, 2 MHz, or 4 MHz.

Rev. 7.00 Mar 10, 2005 page 396 of 652 REJ09B0042-0700




Figure 11.2 PWM Output Waveform

11.3.2 PWM Operation Modes

PWM operation modes are shown in table 11.3.

Table 11.3	PWM	Operation	Modes
------------	-----	-----------	-------

Operation Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
PWCRm	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
PWDRUm	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
PWDRLm	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained

Rev. 7.00 Mar 10, 2005 page 397 of 652 REJ09B0042-0700

Rev. 7.00 Mar 10, 2005 page 398 of 652 REJ09B0042-0700

Section 12 A/D Converter

12.1 Overview

This LSI includes on-chip a resistance-ladder-based successive-approximation analog-to-digital converter, and can convert up to 8 channels of analog input.

12.1.1 Features

The A/D converter has the following features.

- 10-bit resolution
- Eight input channels
- Conversion time: approx. 12.4 μs per channel (at 5 MHz operation)/6.2 μs (at 10 MHz operation)*
- Built-in sample-and-hold function
- Interrupt requested on completion of A/D conversion
- A/D conversion can be started by external trigger input
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

Note: * H8/38124 group only.

Rev. 7.00 Mar 10, 2005 page 399 of 652 REJ09B0042-0700

Renesas

12.1.2 Block Diagram

Figure 12.1 shows a block diagram of the A/D converter.




Figure 12.1 Block Diagram of the A/D Converter

Rev. 7.00 Mar 10, 2005 page 400 of 652 REJ09B0042-0700

12.1.3 Pin Configuration

Table 12.1 shows the A/D converter pin configuration.

Table 12.1 Pin Configuration

Name	Abbr.	I/O	Function
Analog power supply	AV_{CC}	Input	Power supply and reference voltage of analog part
Analog ground	AV_{SS}	Input	Ground and reference voltage of analog part
Analog input 0	AN ₀	Input	Analog input channel 0
Analog input 1	AN ₁	Input	Analog input channel 1
Analog input 2	AN ₂	Input	Analog input channel 2
Analog input 3	AN ₃	Input	Analog input channel 3
Analog input 4	AN ₄	Input	Analog input channel 4
Analog input 5	AN ₅	Input	Analog input channel 5
Analog input 6	AN ₆	Input	Analog input channel 6
Analog input 7	AN ₇	Input	Analog input channel 7
External trigger input	ADTRG	Input	External trigger input for starting A/D conversion

12.1.4 Register Configuration

Table 12.2 shows the A/D converter register configuration.

Table 12.2 Register Configuration

Name	Abbr.	R/W	Initial Value	Address
A/D mode register	AMR	R/W	H'30	H'FFC6
A/D start register	ADSR	R/W	H'7F	H'FFC7
A/D result register H	ADRRH	R	Not fixed	H'FFC4
A/D result register L	ADRRL	R	Not fixed	H'FFC5
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

Rev. 7.00 Mar 10, 2005 page 401 of 652 REJ09B0042-0700

12.2 Register Descriptions

12.2.1 A/D Result Registers (ADRRH, ADRRL)

Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	_	_	_	_	_	_
Initial value	Unde-	Unde-	_	_	_	_	_									
	fined	fined														
Read/Write	R	R	R	R	R	R	R	R	R	R		_	_	_	_	_
					~				\subseteq				~			
	ADRRH									AD	RRL					

ADRRH and ADRRL together comprise a 16-bit read-only register for holding the results of analog-to-digital conversion. The upper 8 bits of the data are held in ADRRH, and the lower 2 bits in ADRRL.

ADRRH and ADRRL can be read by the CPU at any time, but the ADRRH and ADRRL values during A/D conversion are not fixed. After A/D conversion is complete, the conversion result is stored as 10-bit data, and this data is held until the next conversion operation starts.

ADRRH and ADRRL are not cleared on reset.

12.2.2 A/D Mode Register (AMR)

Bit	7	6	5	4	3	2	1	0
	CKS	TRGE			СНЗ	CH2	CH1	CH0
Initial value	0	0	1	1	0	0	0	0
Read/Write	R/W	R/W			R/W	R/W	R/W	R/W

AMR is an 8-bit read/write register for specifying the A/D conversion speed, external trigger option, and the analog input pins.

Upon reset, AMR is initialized to H'30.

Rev. 7.00 Mar 10, 2005 page 402 of 652 REJ09B0042-0700

Bit 7—Clock Select (CKS)

Bit 7 sets the A/D conversion speed.

Bit 7			Conversion 7	Time
CKS	Conversion Period	φ = 1 MHz	φ = 5 MHz	φ = 10 MHz ^{*2}
0	62/	62 µs	12.4 µs	6.2 µs
1	31/ф	31 µs	*1	*1
Notes: 1	 With the H8/38024, H8/3802 if the conversion time is less conversion time of 12.4 μs of With the H8/38124 Group op than 6.2 μs. Make sure to se more. 	than 12.4 μs. Make r more. eration cannot be g	sure to select a s uaranteed if the co	etting that gives a onversion time is less

2. H8/38124 Group only.

Bit 6—External Trigger Select (TRGE)

Bit 6 enables or disables the start of A/D conversion by external trigger input.

Bit 6 TRGE	Description
0	Disables start of A/D conversion by external trigger (initial value
1	Enables start of A/D conversion by rising or falling edge of external trigger at pin ADTRG*
Note: * T	be external trigger (ADTBG) edge is selected by bit IEG4 of IEGR See 1 IBO edge

Note: * The external trigger (ADTRG) edge is selected by bit IEG4 of IEGR. See 1. IRQ edge select register (IEGR) in section 3.3.2 for details.

Bits 5 and 4—Reserved

Bits 5 and 4 are reserved; they are always read as 1, and cannot be modified.

Rev. 7.00 Mar 10, 2005 page 403 of 652 REJ09B0042-0700

Bits 3 to 0—Channel Select (CH3 to CH0)

Bits 3 to 0 select the analog input channel.

The channel selection should be made while bit ADSF is cleared to 0.

Bit 3 CH3	Bit 2 CH2	Bit 1 CH1	Bit 0 CH0	Analog Input Channel	
0	0	*	*	No channel selected	(initial value)
0	1	0	0	AN ₀	
0	1	0	1	AN ₁	
0	1	1	0	AN ₂	
0	1	1	1	AN ₃	
1	0	0	0	AN ₄	
1	0	0	1	AN ₅	
1	0	1	0	AN ₆	
1	0	1	1	AN ₇	
1	1	*	*	Setting prohibited	

*: Don't care

12.2.3 A/D Start Register (ADSR)

Bit	7	6	5	4	3	2	1	0
	ADSF							_
Initial value	0	1	1	1	1	1	1	1
Read/Write	R/W	_	_		_	_	_	_

The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A/D conversion.

A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the designated edge of the external trigger signal, which also sets ADSF to 1. When conversion is complete, the converted data is set in ADRRH and ADRRL, and at the same time ADSF is cleared to 0.

Rev. 7.00 Mar 10, 2005 page 404 of 652 REJ09B0042-0700

Bit 7—A/D Start Flag (ADSF)

Bit 7 controls and indicates the start and end of A/D conversion.

Bit 7 ADSF	Description	
0	Read: Indicates the completion of A/D conversion	(initial value)
	Write: Stops A/D conversion	
1	Read: Indicates A/D conversion in progress	
	Write: Starts A/D conversion	

Bits 6 to 0-Reserved

Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified.

12.2.4 Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1	0
	_	_	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the A/D converter is described here. For details of the other bits, see the sections on the relevant modules.

Bit 4—A/D Converter Module Standby Mode Control (ADCKSTP)

Bit 4 controls setting and clearing of module standby mode for the A/D converter.

ADCKSTP	Description	
0	A/D converter is set to module standby mode	
1	A/D converter module standby mode is cleared	(initial value)

Rev. 7.00	Mar 10, 2005	page 405 of 652
	RI	EJ09B0042-0700

12.3 Operation

12.3.1 A/D Conversion Operation

The A/D converter operates by successive approximations, and yields its conversion result as 10bit data.

A/D conversion begins when software sets the A/D start flag (bit ADSF) to 1. Bit ADSF keeps a value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is complete.

The completion of conversion also sets bit IRRAD in interrupt request register 2 (IRR2) to 1. An A/D conversion end interrupt is requested if bit IENAD in interrupt enable register 2 (IENR2) is set to 1.

If the conversion time or input channel needs to be changed in the A/D mode register (AMR) during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion operation, in order to avoid malfunction.

12.3.2 Start of A/D Conversion by External Trigger Input

The A/D converter can be made to start A/D conversion by input of an external trigger signal. External trigger input is enabled at pin ADTRG when bit IRQ4 in PMR1 is set to 1 and bit TRGE in AMR is set to 1. Then when the input signal edge designated in bit IEG4 of interrupt edge select register (IEGR) is detected at pin ADTRG, bit ADSF in ADSR will be set to 1, starting A/D conversion.

Figure 12.2 shows the timing.




Figure 12.2 External Trigger Input Timing

Rev. 7.00 Mar 10, 2005 page 406 of 652 REJ09B0042-0700

12.3.3 A/D Converter Operation Modes

A/D converter operation modes are shown in table 12.3.

Table 12.3	A/D Converter	Operation Modes
-------------------	---------------	------------------------

Operation Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
AMR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADSR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADRRH	Retained*	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADRRL	Retained*	Functions	Functions	Retained	Retained	Retained	Retained	Retained

Note: * Undefined in a power-on reset.

12.4 Interrupts

When A/D conversion ends (ADSF changes from 1 to 0), bit IRRAD in interrupt request register 2 (IRR2) is set to 1.

A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in interrupt enable register 2 (IENR2).

For further details see section 3.3, Interrupts.

12.5 Typical Use


An example of how the A/D converter can be used is given below, using channel 1 (pin AN1) as the analog input channel. Figure 12.3 shows the operation timing.

- 1. Bits CH3 to CH0 of the A/D mode register (AMR) are set to 0101, making pin AN₁ the analog input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is started by setting bit ADSF to 1.
- 2. When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion result is stored in ADRRH and ADRRL. At the same time ADSF is cleared to 0, and the A/D converter goes to the idle state.
- 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The A/D conversion result is read and processed.
- 6. The A/D interrupt handling routine ends.

Rev. 7.00 Mar 10, 2005 page 407 of 652 REJ09B0042-0700

If ADSF is set to 1 again afterward, A/D conversion starts and steps 2 through 6 take place.

Figures 12.4 and 12.5 show flow charts of procedures for using the A/D converter.





Rev. 7.00 Mar 10, 2005 page 408 of 652 REJ09B0042-0700




Figure 12.4 Flow Chart of Procedure for Using A/D Converter (Polling by Software)

Rev. 7.00 Mar 10, 2005 page 409 of 652 REJ09B0042-0700




Figure 12.5 Flow Chart of Procedure for Using A/D Converter (Interrupts Used)

Rev. 7.00 Mar 10, 2005 page 410 of 652 REJ09B0042-0700

12.6 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

• Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 12.6).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value 0000000000 to 000000001 (see figure 12.7).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 111111111 (see figure 12.7).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristics between zero voltage and full-scale voltage. Does not include offset error, full-scale error, or quantization error.

Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, full-scale error, quantization error, and nonlinearity error.

Rev. 7.00 Mar 10, 2005 page 411 of 652 REJ09B0042-0700

Renesas




Figure 12.6 A/D Conversion Accuracy Definitions (1)




Figure 12.7 A/D Conversion Accuracy Definitions (2)

Rev. 7.00 Mar 10, 2005 page 412 of 652 REJ09B0042-0700


12.7 Application Notes

12.7.1 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion precision is guaranteed for an input signal for which the signal source impedance is 10 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 k Ω , charging may be insufficient and it may not be possible to guarantee A/D conversion precision. However, a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/µs or greater) (see figure 12.8). When converting a high-speed analog signal, a low-impedance buffer should be inserted.

12.7.2 Influences on Absolute Precision

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND.



Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.

Figure 12.8 Analog Input Circuit Example

Rev. 7.00 Mar 10, 2005 page 413 of 652 REJ09B0042-0700

12.7.3 Additional Usage Notes

- Data in ADRRH and ADRRL should be read only when the A/D start flag (ADSF) in the A/D start register (ADSR) is cleared to 0.
- Changing the digital input signal at an adjacent pin during A/D conversion may adversely affect conversion accuracy.
- When A/D conversion is started after clearing module standby mode, wait for 10ϕ clock cycles before starting.
- In active mode or sleep mode, analog power supply current (AI_{STOP1}) flows into the ladder resistance even when the A/D converter is not operating. Therefore, if the A/D converter is not used, it is recommended that AV_{CC} be connected to the system power supply and the ADCKSTP (A/D converter module standby mode control) bit be cleared to 0 in clock stop register 1 (CKSTPR1).

Rev. 7.00 Mar 10, 2005 page 414 of 652 REJ09B0042-0700

Section 13 LCD Controller/Driver

13.1 Overview

This LSI has an on-chip segment type LCD control circuit, LCD driver, and power supply circuit, enabling it to directly drive an LCD panel.

13.1.1 Features

Features of the LCD controller/driver are given below.

• Display capacity

Duty Cycle	Internal Driver
Static	32 seg
1/2	32 seg
1/3	32 seg
1/4	32 seg

• LCD RAM capacity

8 bits \times 16 bytes (128 bits)

- Word access to LCD RAM
- All four segment output pins can be used individually as port pins.
- Common output pins not used because of the duty cycle can be used for common doublebuffering (parallel connection).
- Display possible in operating modes other than standby mode
- Choice of 11 frame frequencies
- Built-in power supply split-resistance, supplying LCD drive power
- Use of module standby mode enables this module to be placed in standby mode independently when not used.
- A or B waveform selectable by software
- Removal of split-resistance can be controlled in software. Note that this capability is implemented in the H8/38124 Group only.

Rev. 7.00 Mar 10, 2005 page 415 of 652 REJ09B0042-0700

13.1.2 Block Diagram

Figures 13.1(1) and 13.1(2) show a block diagram of the LCD controller/driver.




Figure 13.1(1) Block Diagram of H8/38024, H8/38024S, and H8/38024F-ZTAT Group LCD Controller/Driver

Rev. 7.00 Mar 10, 2005 page 416 of 652 REJ09B0042-0700




Figure 13.1(2) Block Diagram of H8/38124 Group LCD Controller/Driver

Rev. 7.00 Mar 10, 2005 page 417 of 652 REJ09B0042-0700

13.1.3 Pin Configuration

Table 13.1 shows the LCD controller/driver pin configuration.

Table 13.1Pin Configuration

Name	Abbr.	I/O	Function
Segment output pins	SEG ₃₂ to SEG ₁	Output	LCD segment drive pins All pins are multiplexed as port pins (setting programmable)
Common output pins	COM ₄ to COM ₁	Output	LCD common drive pins Pins can be used in parallel with static or 1/2 duty
LCD power supply pins	V ₁ , V ₂ , V ₃		Used when a bypass capacitor is connected externally, and when an external power supply circuit is used

13.1.4 Register Configuration

Table 13.2 shows the register configuration of the LCD controller/driver.

Table 13.2 LCD Controller/Driver Registers

Name	Abbr.	R/W	Initial Value	Address
LCD port control register	LPCR	R/W	—	H'FFC0
LCD control register	LCR	R/W	H'80	H'FFC1
LCD control register 2	LCR2	R/W	—	H'FFC2
LCD RAM	—	R/W	Undefined	H'F740 to H'F74F
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FFFB

Rev. 7.00 Mar 10, 2005 page 418 of 652 REJ09B0042-0700

13.2 Register Descriptions

13.2.1 LCD Port Control Register (LPCR)

Bit	7	6	5	4	3	2	1	0
	DTS1	DTS0	CMX		SGS3	SGS2	SGS1	SGS0
Initial value	0	0	0		0	0	0	0
Read/Write	R/W	R/W	R/W	W	R/W	R/W	R/W	R/W

LPCR is an 8-bit read/write register which selects the duty cycle and LCD driver pin functions.

Bits 7 to 5—Duty Cycle Select 1 and 0 (DTS1, DTS0), Common Function Select (CMX)

The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifies whether or not the same waveform is to be output from multiple pins to increase the common drive power when not all common pins are used because of the duty setting.

Bit 7 DTS1	Bit 6 DTS0	Bit 5 CMX	Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM ₁ (initial value)	Do not use COM_4 , COM_3 , and COM_2 .
		1		COM ₄ to COM ₁	COM_4 , COM_3 , and COM_2 output the same waveform as COM_1 .
0	1	0	1/2 duty	COM_2 and COM_1	Do not use COM ₄ and COM ₃ .
		1	_	COM ₄ to COM ₁	COM_4 outputs the same waveform as COM_3 , and COM_2 outputs the same waveform as COM_1 .
1	0	0	1/3 duty	COM_3 to COM_1	Do not use COM ₄ .
		1		COM ₄ to COM ₁	Do not use COM ₄ .
1	1	0	1/4 duty	COM ₄ to COM ₁	_
		1			

Bit 4—Reserved

Bit 4 is reserved. It can only be written with 0.

Rev. 7.00 Mar 10, 2005 page 419 of 652 REJ09B0042-0700

Bits 3 to 0—Segment Driver Select 3 to 0 (SGS3 to SGS0)

Bits 3 to 0 select the segment drivers to be used.

					Function of Pins SEG ₃₂ to SEG ₁							
Bit 3 SGS3	Bit 2 SGS2	Bit 1 SGS1	Bit 0 SGS0		SEG ₂₈ to SEG ₂₅	SEG ₂₄ to SEG ₂₁	SEG ₂₀ to SEG ₁₇	SEG ₁₆ to SEG ₁₃	SEG ₁₂ to SEG ₉	SEG ₈ to SEG₅	SEG₄ to SEG₁	Notes
0	0	0	0	Port	Port	Port	Port	Port	Port	Port	Port	(Initial value)
			1	Port	Port	Port	Port	Port	Port	Port	SEG	
		1	0	Port	Port	Port	Port	Port	Port	SEG	SEG	_
			1	Port	Port	Port	Port	Port	SEG	SEG	SEG	_
	1	0	0	Port	Port	Port	Port	SEG	SEG	SEG	SEG	-
			1	Port	Port	Port	SEG	SEG	SEG	SEG	SEG	_
		1	0	Port	Port	SEG	SEG	SEG	SEG	SEG	SEG	_
			1	Port	SEG	SEG	SEG	SEG	SEG	SEG	SEG	-
1	0	0	0	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	-
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port	_
		1	0	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port	-
			1	SEG	SEG	SEG	SEG	SEG	Port	Port	Port	-
	1	0	0	SEG	SEG	SEG	SEG	Port	Port	Port	Port	_
			1	SEG	SEG	SEG	Port	Port	Port	Port	Port	=
		1	0	SEG	SEG	Port	Port	Port	Port	Port	Port	=
			1	SEG	Port	Port	Port	Port	Port	Port	Port	_

Function of Pins SEG₃₂ to SEG

Rev. 7.00 Mar 10, 2005 page 420 of 652 REJ09B0042-0700

13.2.2 LCD Control Register (LCR)

Bit	7	6	5	4	3	2	1	0
		PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LCR is an 8-bit read/write register which performs LCD drive power supply on/off control and display data control, and selects the frame frequency.

LCR is initialized to H'80 upon reset.

Bit 7—Reserved

Bit 7 is reserved; it is always read as 1 and cannot be modified.

Bit 6—LCD Drive Power Supply On/Off Control (PSW)

Bit 6 can be used to turn the LCD drive power supply off when LCD display is not required in a power-down mode, or when an external power supply is used. When the ACT bit is cleared to 0, or in standby mode, the LCD drive power supply is turned off regardless of the setting of this bit.

Bit 6 PSW	Description	
0	LCD drive power supply off	(initial value)
1	LCD drive power supply on	

Bit 5—Display Function Activate (ACT)

Bit 5 specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 halts operation of the LCD controller/driver. The LCD drive power supply is also turned off, regardless of the setting of the PSW bit. However, register contents are retained.

Bit 5 ACT	Description	
0	LCD controller/driver operation halted	(initial value)
1	LCD controller/driver operates	

Rev. 7.00 Mar 10, 2005 page 421 of 652 REJ09B0042-0700

Bit 4—Display Data Control (DISP)

Bit 4 specifies whether the LCD RAM contents are displayed or blank data is displayed regardless of the LCD RAM contents.

Bit 4 DISP	Description	
0	Blank data is displayed	(initial value)
1	LCD RAM data is display	

Bits 3 to 0—Frame Frequency Select 3 to 0 (CKS3 to CKS0)

Bits 3 to 0 select the operating clock and the frame frequency. In subactive mode, watch mode, and subsleep mode, the system clock (ϕ) is halted, and therefore display operations are not performed if one of the clocks from $\phi/2$ to $\phi/256$ is selected. If LCD display is required in these modes, ϕ w, ϕ w/2, or ϕ w/4 must be selected as the operating clock.

Bit 3	Bit 2	Bit 1	Bit 0		Frame Frequency ^{*2}		
CKS3	CKS2	CKS1	CKS0	Operating Clock	φ = 2 MHz	φ = 250 kHz ^{*1}	
0	*	0	0	φw	128 Hz ^{*3} (initia	I value)	
0	*	0	1	φw/2	64 Hz ^{*3}		
0	*	1	*	φw/4	32 Hz ^{*3}		
1	0	0	0	ф/2	_	244 Hz	
1	0	0	1	φ/4	977 Hz	122 Hz	
1	0	1	0	φ/8	488 Hz	61 Hz	
1	0	1	1	ф/16	244 Hz	30.5 Hz	
1	1	0	0	ф/32	122 Hz	_	
1	1	0	1	ф/64	61 Hz	_	
1	1	1	0	ф/128	30.5 Hz	_	
1	1	1	1	ф/256	_	_	

*: Don't care

Notes: 1. This is the frame frequency in active (medium-speed, ϕ osc/16) mode when ϕ = 2 MHz.

2. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.

3. This is the frame frequency when $\phi w = 32.768$ kHz.

Rev. 7.00 Mar 10, 2005 page 422 of 652 REJ09B0042-0700

13.2.3 LCD Control Register 2 (LCR2)

Bit	7	6	5	4	3	2	1	0
	LCDAB	_		—	CDS3*	CDS2*	CDS1*	CDS0*
Initial value	0	1	1	—	0	0	0	0
Read/Write	R/W	—	—	R/W	R/W	R/W	R/W	R/W

Note: * Applies to the H8/38124 Group only. On the H8/38024, H8/38024S, and H8/38024F-ZTAT Group, these bits are reserved like bit 4.

LCR2 is an 8-bit read/write register which controls switching between the A waveform and B waveform and removal of split-resistance. Note that removal of split-resistance control is only implemented on the H8/38124 Group.

Bit 7—A Waveform/B Waveform Switching Control (LCDAB)

Bit 7 specifies whether the A waveform or B waveform is used as the LCD drive waveform.

Bit 7 LCDAB	Description	
0	Drive using A waveform	(initial value)
1	Drive using B waveform	

Bits 6 and 5—Reserved

Bits 6 and 5 are reserved; they are always read as 1 and cannot be modified.

Bit 4—Reserved

Bit 4 is reserved; this can only be written with 0.

Rev. 7.00 Mar 10, 2005 page 423 of 652 REJ09B0042-0700

Bits 3 to 0-Removal of Split-Resistance Control

These bits control whether the split-resistance is removed or connected. Note that on products other than the H8/38124 Group, these bits are reserved like bit 4.

Bit 3 CDS3	Bit 2 CDS2	Bit 1 CDS1	Bit 0 CDS0	Description
0	0	0	0	(initial valu
			1	Split-resistance connected
		1	0	
			1	
	1	0	0	
			1	
		1	0	
			1	Split-resistance removed
1	0	0	0	Split-resistance connected
			1	
		1	0	
			1	
	1	0	0	
			1	
		1	0	
			1	

Rev. 7.00 Mar 10, 2005 page 424 of 652 REJ09B0042-0700

13.2.4 Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
	LVDCKSTP*	_		PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	_	_	R/W	R/W	R/W	R/W	R/W

Note: * Bits 6 and 5 are also reserved on products other than the H8/38124 Group.

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the LCD controller/driver is described here. For details of the other bits, see the sections on the relevant modules.

Bit 0—LCD Controller/Driver Module Standby Mode Control (LDCKSTP)

Bit 0 controls setting and clearing of module standby mode for the LCD controller/driver.

Bit 0 LDCKSTP	Description	
0	LCD controller/driver is set to module standby mode	
1	LCD controller/driver module standby mode is cleared	(initial value)

Rev. 7.00 Mar 10, 2005 page 425 of 652 REJ09B0042-0700

13.3 Operation

13.3.1 Settings up to LCD Display

To perform LCD display, the hardware and software related items described below must first be determined.

Hardware Settings

a. Using 1/2 duty

When 1/2 duty is used, interconnect pins V_2 and V_3 as shown in figure 13.2.




Figure 13.2 Handling of LCD Drive Power Supply when Using 1/2 Duty

b. Large-panel display

As the impedance of the built-in power supply split-resistance is large, it may not be suitable for driving a large panel. If the display lacks sharpness when using a large panel, refer to section 13.3.4, Boosting the LCD Drive Power Supply. When static or 1/2 duty is selected, the common output drive capability can be increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cycle pins COM₄ to COM₁ output the same waveform, and with 1/2 duty the COM₁ waveform is output from pins COM₂ and COM₁, and the COM₂ waveform is output from pins COM₄ and COM₃.

Rev. 7.00 Mar 10, 2005 page 426 of 652 REJ09B0042-0700

Software Settings

a. Duty selection

Any of four duty cycles—static, 1/2 duty, 1/3 duty, or 1/4 duty—can be selected with bits DTS1 and DTS0.

b. Segment selection

The segment drivers to be used can be selected with bits SGS₃ to SGS₀.

c. Frame frequency selection

The frame frequency can be selected by setting bits CKS_3 to CKS_0 . The frame frequency should be selected in accordance with the LCD panel specification. For the clock selection method in watch mode, subactive mode, and subsleep mode, see section 13.3.3, Operation in Power-Down Modes.

d. A or B waveform selection

Either the A or B waveform can be selected as the LCD waveform to be used by means of LCDAB.

Rev. 7.00 Mar 10, 2005 page 427 of 652 REJ09B0042-0700

13.3.2 Relationship between LCD RAM and Display

The relationship between the LCD RAM and the display segments differs according to the duty cycle. LCD RAM maps for the different duty cycles are shown in figures 13.3 to 13.6.

After setting the registers required for display, data is written to the part corresponding to the duty using the same kind of instruction as for ordinary RAM, and display is started automatically when turned on. Word- or byte-access instructions can be used for RAM setting.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
H'F740	SEG2	SEG2	SEG2	SEG2	SEG1	SEG1	SEG1	SEG1
H'F74F	SEG32	SEG32	SEG32	SEG32	SEG31	SEG31	SEG31	SEG31
	∳ COM4	∳ COM3	∳ COM2	∳ COM1	↓ COM4	↓ COM3	∳ COM2	↓ COM1
	50m+	001010	501012	501011	001014	001010	501012	001011


Figure 13.3 LCD RAM Map (1/4 Duty)

Rev. 7.00 Mar 10, 2005 page 428 of 652 REJ09B0042-0700


	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
H'F740		SEG2	SEG2	SEG2		SEG1	SEG1	SEG1	
H'F74F		SEG32	SEG32	SEG32		SEG31	SEG31	SEG31	
	+	↓ СОМ3	↓ COM2	↓ COM1		↓ СОМЗ	↓ COM2	↓ COM1	
		CONIS	COIVIZ	CONT		COM3	COIVIZ	COMT	
	s	pace not u	sed for disp	olay					
		-		-					

Figure 13.4 LCD RAM Map (1/3 Duty)

Rev. 7.00 Mar 10, 2005 page 429 of 652 REJ09B0042-0700









Rev. 7.00 Mar 10, 2005 page 430 of 652 REJ09B0042-0700




Figure 13.7 Output Waveforms for Each Duty Cycle (A Waveform)

Rev. 7.00 Mar 10, 2005 page 431 of 652 REJ09B0042-0700




Figure 13.8 Output Waveforms for Each Duty Cycle (B Waveform)

Rev. 7.00 Mar 10, 2005 page 432 of 652 REJ09B0042-0700

Data		0	0	1	1
М		0	1	0	1
Static	Common output	V ₁	V _{SS}	V ₁	V _{SS}
	Segment output	V ₁	V _{SS}	V _{SS}	V ₁
1/2 duty	Common output	V ₂ , V ₃	V ₂ , V ₃	V ₁	V _{SS}
	Segment output	V ₁	V _{SS}	V _{SS}	V ₁
1/3 duty	Common output	V ₃	V ₂	V ₁	V _{SS}
	Segment output	V ₂	V ₃	V _{SS}	V ₁
1/4 duty	Common output	V ₃	V ₂	V ₁	V _{SS}
	Segment output	V ₂	V ₃	V _{SS}	V ₁
	eogmont output	٧Z	¥3		•

Table 13.3 Output Levels

M: LCD alternation signal

13.3.3 Operation in Power-Down Modes

This LSI the LCD controller/driver can be operated even in the power-down modes. The operating state of the LCD controller/driver in the power-down modes is summarized in table 13.4.

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, and therefore, unless ϕw , $\phi w/2$, or $\phi w/4$ has been selected by bits CKS3 to CKS0, the clock will not be supplied and display will halt. Since there is a possibility that a direct current will be applied to the LCD panel in this case, it is essential to ensure that ϕw , $\phi w/2$, or $\phi w/4$ is selected. In active (medium-speed) mode, the system clock is switched, and therefore CKS3 to CKS0 must be modified to ensure that the frame frequency does not change.

Rev. 7.00 Mar 10, 2005 page 433 of 652 REJ09B0042-0700

Mode		Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
Clock	¢	Runs	Runs	Runs	Stops	Stops	Stops	Stops	Stops ^{*4}
	φw	Runs	Runs	Runs	Runs	Runs	Runs	Stops*1	Stops ^{*4}
Display	ACT = 0	Stops	Stops	Stops	Stops	Stops	Stops	Stops*2	Stops
operation	ACT = 1	Stops	Functions	Functions	Functions*3	Functions*3	Functions*3	Stops*2	Stops

 Table 13.4
 Power-Down Modes and Display Operation

Notes: 1. The subclock oscillator does not stop, but clock supply is halted.

The LCD drive power supply is turned off regardless of the setting of the PSW bit.
 Display operation is performed only if φw, φw/2, or φw/4 is selected as the operating clock.

4. The clock supplied to the LCD stops.

13.3.4 Boosting the LCD Drive Power Supply

When a large panel is driven, the on-chip power supply capacity may be insufficient. If the power supply capacity is insufficient when V_{CC} is used as the power supply, the power supply impedance must be reduced. This can be done by connecting bypass capacitors of around 0.1 to 0.3 μ F to pins V₁ to V₃, as shown in figure 13.9, or by adding a split-resistance externally.




Figure 13.9 Connection of External Split-Resistance

Rev. 7.00 Mar 10, 2005 page 434 of 652 REJ09B0042-0700

Section 14 Power-On Reset and Low-Voltage Detection Circuits (H8/38124 Group Only)

14.1 Overview

This LSI can include a power-on reset circuit and low-voltage detection circuit.

The low-voltage detection circuit consists of two circuits: LVDI (interrupt by low voltage detect) and LVDR (reset by low voltage detect) circuits.

This circuit is used to prevent abnormal operation (runaway execution) from occurring due to the power supply voltage fall and to recreate the state before the power supply voltage fall when the power supply voltage rises again.

Even if the power supply voltage falls, the unstable state when the power supply voltage falls below the guaranteed operating voltage can be removed by entering standby mode^{*} when exceeding the guaranteed operating voltage and during normal operation. Thus, system stability can be improved. If the power supply voltage falls more, the reset state is automatically entered. If the power supply voltage rises again, the reset state is held for a specified period, then active mode is automatically entered.

Figure 14.1 is a block diagram of the power-on reset circuit and the low-voltage detection circuit.

Note: * The voltage maintained in standby mode is the same as the RAM data retaining voltage (V_{RAM}) . See section 16.8.2, DC Characteristics, for information on retaining voltage.

14.1.1 Features

The features of the power-on reset circuit and low-voltage detection circuit are described below.

• Power-on reset circuit

Uses an external capacitor to generate an internal reset signal when power is first supplied.

• Low-voltage detection circuit LVDR: Monitors the power-supply voltage, and generates an internal reset signal when the voltage falls below a specified value.

LVDI: Monitors the power-supply voltage, and generates an interrupt when the voltage falls below or rises above respective specified values.

LVI0000A_000020030300

Rev. 7.00 Mar 10, 2005 page 435 of 652 REJ09B0042-0700

Two pairs of detection levels for reset generation voltage are available: when only the LVDR circuit is used, or when the LVDI and LVDR circuits are both used. In addition, power supply rise/drop detection voltages and a detection voltage reference voltage may be input from an external source, allowing the detection level to be set freely by the user.

14.1.2 Block Diagram

A block diagram of the power-on reset circuit and low-voltage detection circuit are shown in figure 14.1.




Figure 14.1 Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit

Rev. 7.00 Mar 10, 2005 page 436 of 652 REJ09B0042-0700

14.1.3 Pin Description

The pins of the power-on reset circuit and low-voltage detection circuit are listed in table 14.1.

Table 14.1 Pin Description

Pin	Symbol	I/O	Function
Low-voltage detection circuit reference voltage input pin	Vref	Input	Reference voltage input for low- voltage detection circuit
Low-voltage detection circuit power supply drop detection voltage input pin	extD	Input	Power supply drop detection voltage input pin for low-voltage detection circuit
Low-voltage detection circuit power supply rise detection voltage input pin	extU	Input	Power supply rise detection voltage input pin for low-voltage detection circuit

14.1.4 Register Descriptions

The registers of the power-on reset circuit and low-voltage detection circuit are listed in table 14.2.

Table 14.2Register Descriptions

Name	Symbol	R/W	Initial Value	Address
Low-voltage detection control register	LVDCR	R/W	H'00	H'FF86
Low-voltage detection status register	LVDSR	R/W	H'00	H'FF87
Low-voltage detection counter	LVDCNT	R	H'00	H'FFC3

14.2 Individual Register Descriptions

14.2.1 Low-Voltage Detection Control Register (LVDCR)

Bit	7	6	5	4	3	2	1	0
	LVDE	—	VINTDSEL	VINTUSEL	LVDSEL	LVDRE	LVDDE	LVDUE
Initial value	0*	0	0	0	0*	0*	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * These bits are not initialized by resets trigged by LVDR. They are initialized by power-on resets and watchdog timer resets.

Rev. 7.00 Mar 10, 2005 page 437 of 652 REJ09B0042-0700

LVDCR is an 8-bit read/write register. It is used to control whether or not the low-voltage detection circuit is used, settings for external input of power supply rise and drop detection voltages, the LVDR detection level setting, enabling or disabling of resets triggered by the low-voltage detection reset circuit (LVDR), and enabling or disabling of interrupts triggered by power supply voltage drops or rises.

Bit 7—LVD Enable (LVDE)

This bit is used to control whether or not the low-voltage detection circuit is used.

Bit 7 LVDE	Description	
0	Low-voltage detection circuit not used (standby status)	(initial value)
1	Low-voltage detection circuit used	

Bit 6—Reserved

This bit is a read/write enabled reserved bit.

Bit 5—Power Supply Drop (LVDD) Detection Level External Input Select (VINTDSEL)

This bit is used to select the power supply drop detection level.

Bit 5 VINTDSEL	Description	
0	LVDD detection level generated by on-chip ladder resistor	(initial value)
1	LVDD detection level input to extD pin	

Bit 4—Power Supply Rise (LVDU) Detection Level External Input Select (VINTUSEL)

This bit is used to select the power supply rise detection level.

Bit 4 VINTUSEL	Description	
0	LVDU detection level generated by on-chip ladder resistor	(initial value)
1	LVDU detection level input to extU pin	

Rev. 7.00 Mar 10, 2005 page 438 of 652 REJ09B0042-0700

Bit 3—LVDR Detection Level Select (LVDSEL)

This bit is used to select the LVDR detection level. Select 2.3 V (typical) reset if voltage rise and drop detection interrupts are to be used. For reset detection only, Select 3.3 V (typical) reset.

Bit 3 LVDSEL	Description	
0	Reset detection voltage 2.3 V (typ.)	(initial value)
1	Reset detection voltage 3.3 V (typ.)	

Bit 2—LVDR Enable (LVDRE)

This bit is used to control whether resets triggered by LVDR are enabled or disabled.

Bit 2 LVDRE	Description	
0	LVDR resets disabled	(initial value)
1	LVDR resets enabled	

Bit 1—Voltage Drop Interrupt Enable (LVDDE)

This bit is used to control whether voltage drop interrupt requests are enabled or disabled.

Bit 1 LVDDE	Description	
0	Voltage drop interrupt requests disabled	(initial value)
1	Voltage drop interrupt requests enabled	

Bit 0—Voltage Rise Interrupt Enable (LVDUE)

This bit is used to control whether voltage rise interrupt requests are enabled or disabled.

Bit 0 LVDUE	Description	
0	Voltage rise interrupt requests disabled	(initial value)
1	Voltage rise interrupt requests enabled	

Rev. 7.00	Mar 10, 2005	page 439 of 652
	R	EJ09B0042-0700

Table 14.3 shows the relationship between LVDCR settings and function selections. Refer to table 14.3 when making settings to LVDCR.

LVDCR Setting Value						Low-Voltage	Low-Voltage Detection	Low-Voltage Detection
LVDE	LVDSEL	LVDRE	LVDDE	LVDUE	Power-on Reset	Detection Reset	Voltage Drop Interrupt	Voltage Rise Interrupt
0	*	*	*	*	0	_	_	—
1	1	1	0	0	0	0	_	_
1	0	0	1	0	0	_	0	_
1	0	0	1	1	0	_	0	0
1	0	1	1	1	0	0	0	0

Table 14.3 LVDCR Settings and Function Selections

Note: Setting values marked with an asterisk (*) are invalid.

14.2.2 Low-Voltage Detection Status Register (LVDSR)

Bit	7	6	5	4	3	2	1	0
	OVF	_	—	—	VREFSEL	_	LVDDF	LVDUF
Initial value	0*	0	0	0	0	0	0*	0*
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * These bits initialized by resets trigged by LVDR.

LVDSR is an 8-bit read/write register. It is used to control external input selection, indicates when the reference voltage is stable, and indicates if the power supply voltage goes below or above a specified range.

Bit 7—LVD Reference Voltage Stabilized Flag (OVF)

This bit indicates when the low-voltage detection counter (LVDCNT) overflows.

Bit 7 OVF	Description	
0	[Clearing condition] When 0 is written after reading 1	(initial value)
1	[Setting condition] When the low-voltage detection counter (LVDCNT) overflows	

Rev. 7.00 Mar 10, 2005 page 440 of 652 REJ09B0042-0700

Bits 6 to 4—Reserved

These bits are read/write enabled reserved bits.

Bit 3—Reference Voltage External Input Select (VREFSEL)

This bit is used to select the reference voltage.

Bit 3 VREFSEL	Description	
0	The on-chip circuit is used to generate the reference voltage	(initial value)
1	The reference voltage is input to the Vref pin from an external sour	ce

Bit 2—Reserved

This bit is reserved. It is always read as 0 and cannot be written to.

Bit 1—LVD Power Supply Voltage Drop Flag (LVDDF)

This bit indicates when a power supply voltage drop has been detected.

Bit 1 LVDDF	Description	
0	[Clearing condition] When 0 is written after reading 1	(initial value)
1	[Setting condition] When the power supply voltage drops below Vint(D)	

Bit 0—LVD Power Supply Voltage Rise Flag (LVDUF)

This bit indicates when a power supply voltage rise has been detected.

Bit 0 LVDUF	Description	
0	[Clearing condition] When 0 is written after reading 1	(initial value)
1	[Setting condition] When the power supply voltage drops below Vint(D) while the LVD LVDCR is set to 1, and it rises above Vint(U) before dropping below	

Rev. 7.00	Mar 10, 2005	page 441 of 652
	R	EJ09B0042-0700

Bit	7	6	5	4	3	2	1	0
	CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

14.2.3 Low-Voltage Detection Counter (LVDCNT)

LVDCNT is a read-only 8-bit up-counter. Counting begins when 1 is written to LVDE. The counter increments using $\phi/4$ as the clock source until it overflows by switching from H'FF to H'00, at which time the OVF bit in the LVDSR register is set to 1, indicating that the on-chip reference voltage generator has stabilized. If the LVD function is used, it is necessary to stand by until the counter has overflowed. The initial value of LVDCNT is H'00.

14.2.4 Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
	LVDCKSTP			PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	—	—	R/W	R/W	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register. It is used to control the module's module standby mode. Only the bits relevant to the LVD function are described in this section. Refer to the sections on the other modules for information about the other bits.

Bit 7—LVD Module Standby Control (LVDCKSTP)

This bit is used to control setting of the LVD function to module standby status and cancellation of that status.

Bit 7 LVDCKSTP	Description	
0	Sets LVD to module standby status	
1	Cancels LVD module standby status	(initial value)
Note: This bi	t is implemented on the H8/38124 Group only. On other p	roducts it is always read as

Note: This bit is implemented on the H8/38124 Group only. On other products it is always read as 1 and cannot be written to.

Rev. 7.00 Mar 10, 2005 page 442 of 652 REJ09B0042-0700

14.3 Operation

14.3.1 Power-On Reset Circuit

Figure 14.2 shows the timing of the operation of the power-on reset circuit. As the power-supply voltage rises, the capacitor which is externally connected to the $\overline{\text{RES}}$ pin is gradually charged via the on-chip pull-up resistor (typ. 100 k Ω). Since the state of the $\overline{\text{RES}}$ pin is transmitted within the chip, the prescaler S and the entire chip are in their reset states. When the level on the $\overline{\text{RES}}$ pin reaches the specified value, the prescaler S is released from its reset state and it starts counting. The OVF signal is generated to release the internal reset signal after the prescaler S has counted 131,072 clock (ϕ) cycles. The noise cancellation circuit of approximately 100 ns is incorporated to prevent the incorrect operation of the chip by noise on the $\overline{\text{RES}}$ pin.

To achieve stable operation of this LSI, the power supply needs to rise to its full level and settles within the specified time. The maximum time required for the power supply to rise and settle after power has been supplied (t_{PWON}) is determined by the oscillation frequency (f_{OSC}) and capacitance which is connected to \overline{RES} pin ($C_{\overline{RES}}$). If t_{PWON} means the time required to reach 90 % of power supply voltage, the power supply circuit should be designed to satisfy the following formula.

 $t_{PWON} \text{ (ms)} \le 80 \bullet C_{\overline{RES}} (\mu F) \pm 10/f_{OSC} (MHz)$

($t_{PWON} \le 3000$ ms, $C_{\overline{RES}} \ge 0.22 \ \mu$ F, and f_{OSC} = 10 in 2-MHz to 10-MHz operation)

Note that the power supply voltage (Vcc) must fall below Vpor = 100 mV and rise after charge on the $\overline{\text{RES}}$ pin is removed. To remove charge on the $\overline{\text{RES}}$ pin, it is recommended that the diode should be placed near Vcc. If the power supply voltage (Vcc) rises from the point above Vpor, a power-on reset may not occur.

Rev. 7.00 Mar 10, 2005 page 443 of 652 REJ09B0042-0700




Figure 14.2 Operational Timing of Power-On Reset Circuit

14.3.2 Low-Voltage Detection Circuit

LVDR (Reset by Low Voltage Detect) Circuit:

Figure 14.3 shows the timing of the LVDR function. The LVDR enters the module-standby state after a power-on reset is canceled. To operate the LVDR, set the LVDE bit in LVDCR to 1, wait for 150 μ s (t_{LVDON}) until the reference voltage and the low-voltage-detection power supply have stabilized, based on overflow of LVDNT, etc., then set the LVDRE bit in LVDCR to 1. After that, the output settings of ports must be made. To cancel the low-voltage detection circuit, first the LVDRE bit should be cleared to 0 and then the LVDE bit should be cleared to 0. The LVDE and LVDRE bits must not be cleared to 0 simultaneously because incorrect operation may occur.

When the power-supply voltage falls below the Vreset voltage (typ. = 2.3 V or 3.3 V), the LVDR clears the \overline{LVDRES} signal to 0, and resets the prescaler S. The low-voltage detection reset state remains in place until a power-on reset is generated. When the power-supply voltage rises above the Vreset voltage again, the prescaler S starts counting. It counts 131,072 clock (ϕ) cycles, and then releases the internal reset signal. In this case, the LVDE, LVDSEL, and LVDRE bits in LVDCR are not initialized.

Note that if the power supply voltage (Vcc) falls below $V_{LVDRmin} = 1.0$ V and then rises from that point, the low-voltage detection reset may not occur.

If the power supply voltage (Vcc) falls below Vpor = 100 mV, a power-on reset occurs.

Rev. 7.00 Mar 10, 2005 page 444 of 652 REJ09B0042-0700




Figure 14.3 Operational Timing of LVDR Circuit

LVDI (Interrupt by Low Voltage Detect) Circuit:

Figure 14.4 shows the timing of LVDI functions. The LVDI enters the module-standby state after a power-on reset is canceled. To operate the LVDI, set the LVDE bit in LVDCR to 1, wait for 150 μ s (t_{LVDON}) until the reference voltage and the low-voltage-detection power supply have stabilized, based on overflow of LVDNT, etc., then set the LVDDE and LVDUE bits in LVDCR to 1. After that, the output settings of ports must be made. To cancel the low-voltage detection circuit, first the LVDDE and LVDUE bits should all be cleared to 0 and then the LVDDE bit should be cleared to 0. The LVDE bit must not be cleared to 0 at the same timing as the LVDDE and LVDUE bits because incorrect operation may occur.

When the power-supply voltage falls below Vint (D) (typ. = 3.7 V) voltage, the LVDI clears the $\overline{\text{LVDINT}}$ signal to 0 and the LVDDF bit in LVDSR is set to 1. If the LVDDE bit is 1 at this time, an IRQ0 interrupt request is simultaneously generated. In this case, the necessary data must be saved in the external EEPROM, etc, and a transition must be made to standby mode or watch mode. Until this processing is completed, the power supply voltage must be higher than the lower limit of the guaranteed operating voltage.

Rev. 7.00 Mar 10, 2005 page 445 of 652 REJ09B0042-0700

When the power-supply voltage does not fall below Vreset1 (typ. = 2.3 V) voltage but rises above Vint (U) (typ. = 4.0 V) voltage, the LVDI sets the \overline{LVDINT} signal to 1. If the LVDUE bit is 1 at this time, the LVDUF bit in LVDSR is set to 1 and an IRQ0 interrupt request is simultaneously generated.

If the power supply voltage (Vcc) falls below Vreset1 (typ. = 2.3 V) voltage, the LVDR function is performed.





Figure 14.4 Operational Timing of LVDI Circuit

The reference voltage, power supply voltage drop detection level, and power supply voltage rise detection level can be input to the LSI from external sources via the Vref, extD, and extU pins. Figure 14.5 shows the operational timing using input from the Vref, extD, and extU pins.

First, make sure that the voltages input to pins extD and extU are set to higher levels than the interrupt detection voltage Vexd. After initial settings are made, a power supply drop interrupt is generated if the extD input voltage drops below Vexd. After a power supply drop interrupt is generated, if the external power supply voltage rises and the extU input voltage rises higher than Vexd, a power supply rise interrupt is generated. As with the on-chip circuit, the above function should be used in conjunction with LVDR (Vreset1) when the LVDI function is used.

Rev. 7.00 Mar 10, 2005 page 446 of 652 REJ09B0042-0700



Section 14 Power-On Reset and Low-Voltage Detection Circuits (H8/38124 Group Only)

Figure 14.5 Operational Timing of Low-Voltage Detection Interrupt Circuit (Using Pins Vref, extD, and extU)

Rev. 7.00 Mar 10, 2005 page 447 of 652 REJ09B0042-0700




Figure 14.6 shows a usage example for the LVD function employing pins Vref, extD, and extU.

Figure 14.6 LVD Function Usage Example Employing Pins Vref, extD, and extU

Below is an explanation of the method for calculating the external resistor values when using the Vref, extD, and extU pins for input of reference and detection voltages from sources external to the LSI.

Procedure:

- 1. First, determine the overall resistance value, R. The current consumed by the resistor is determined by the value of R. A lower R will result in a greater current flow, and a higher R will result in a reduced current flow. The value of R is dependent on the configuration of the system in which the LSI is installed.
- 2. Determine the power supply drop detection voltage (Vint(D) and the power supply rise detection voltage (Vint(U).
- 3. Using a resistance value calculation table like the one shown below, plug in values for R, Vreset1, Vint(D), and Vint(U) to calculate the values of Vref, R1, R2, and R3.

Rev. 7.00 Mar 10, 2005 page 448 of 652 REJ09B0042-0700

Ex. No	Vref (V)	R (kΩ)	Vreset1	Vint(D)	Vint(U)	R1 (kΩ)	R2 (kΩ)	R3 (kΩ)
1	1.30	1000	2.5	2.7	2.9	517	33	450
2	1.41	1000	2.7	2.9	3	514	16	470
3	1.57	1000	3	3.2	3.5	511	42	447
4	2.09	1000	4	4.5	4.7	536	20	444

Resistance Value Calculation Table

4. Using an error calculation table like the one shown below, plug in values for R1, R2, R3, and Vref to calculate the deviation of Vreset1, Vint(D), and Vint(U). Make sure to double check the maximum and minimum values for each value.

Error Calculation Table

	R1	R2	R3	Resistance Value Error (%)	_Comparator	Vreset1	Vint(D)	Vint(U)	
Vref (V)	(kΩ)	(kΩ)	(kΩ)	5	Error (V)	(V)	(V)	(V) `́	
1.3	517	33	450	R1+Err, R2/R3-Err	0.1	2.59	2.94	3.15	
					0	2.49	2.84	3.05	
					-0.1	2.39	2.74	2.95	
				R1-Err, R2/R3+Err	0.1	2.59	2.66	2.85	
					0	2.49	2.56	2.75	
					-0.1	2.39	2.46	2.65	
				R1/R2/R3 No Err	0.1	2.59	2.79	2.99	
					0	2.49	2.69	2.89	
					-0.1	2.39	2.59	2.79	
				R1/R2+Err, R3-Err	0.1	2.59	2.93	3.16	
					0	2.49	2.83	3.06	
					-0.1	2.39	2.73	2.96	
				R1/R2-Err, R3+Err	0.1	2.59	2.67	2.84	
					0	2.49	2.57	2.74	
					-0.1	2.39	2.47	2.64	

Rev. 7.00 Mar 10, 2005 page 449 of 652 REJ09B0042-0700

Operation and Cancellation Setting Procedure Using LVDR and LVDI:

Settings should be made as indicated below in order to ensure proper operation of the low voltage detection circuit or to cancel operation. Figure 14.7 shows the setting timing for low voltage detection circuit operation and cancellation.

- 1. To turn on the low voltage detection circuit, first set the LVDE bit in LVDCR to 1.
- 2. After waiting for LVDCNT overflow, etc., to ensure that the stabilization time ($t_{LVDON} = 150$ µs) for the reference voltage and low voltage detection power supply has elapsed, clear bits LVDDF and LVDUF in LVDSR to 0. If necessary, set the LVDRE, LVDDE, and LVDUE bits in LVDCR to 1.
- 3. To cancel operation of the low voltage detection circuit, clear bits LVDRE, LVDDE, and LVDUE to 0, then clear bit LVDE to 0. Bit LVDE should not be cleared at the same time as bits LVDRE, LVDDE, and LVDUE to avoid malfunction.




Figure 14.7 Low Voltage Detection Circuit Operation and Cancellation Setting Timing

Rev. 7.00 Mar 10, 2005 page 450 of 652 REJ09B0042-0700

Section 15 Power Supply Circuit (H8/38124 Group Only)

This LSI incorporates an internal power supply step-down circuit. Use of this circuit enables the internal power supply to be fixed at a constant level of approximately 3.0 V, independently of the voltage of the power supply connected to the external V_{cc} pin. As a result, the current consumed when an external power supply is used at 3.0 V or above can be held down to virtually the same low level as when used at approximately 3.0 V. If the external power supply is 3.0 V or below, the internal voltage will be practically the same as the external voltage. It is, of course, also possible to use the same level of external power supply voltage and internal power supply voltage without using the internal power supply step-down circuit.

15.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the V_{cc} pin, and connect a capacitance of approximately 0.1 μ F between CV_{cc} and V_{ss} , as shown in figure 15.1. The internal step-down circuit is made effective simply by adding this external circuit. In the external circuit interface, the external power supply voltage connected to V_{cc} and the GND potential connected to V_{ss} are the reference levels. For example, for port input/output levels, the V_{cc} level is the reference for the high level, and the V_{ss} level is that for the low level. The A/D converter analog power supply is not affected by the internal step-down circuit.




Figure 15.1 Power Supply Connection when Internal Step-Down Circuit is Used

PSCKT00A_000020020200

Rev. 7.00 Mar 10, 2005 page 451 of 652 REJ09B0042-0700

Renesas

15.2 When Not Using Internal Power Supply Step-Down Circuit

When the internal power supply step-down circuit is not used, connect the external power supply to the CV_{cc} pin and V_{cc} pin, as shown in figure 15.2. The external power supply is then input directly to the internal power supply. The permissible range for the power supply voltage is 2.7 V to 3.6 V. Operation cannot be guaranteed if a voltage outside this range (less than 3.0 V or more than 3.6 V) is input.




Figure 15.2 Power Supply Connection when Internal Step-Down Circuit is Not Used

Rev. 7.00 Mar 10, 2005 page 452 of 652 REJ09B0042-0700

Section 16 Electrical Characteristics

16.1 H8/38024 Group ZTAT Version and Mask ROM Version Absolute Maximum Ratings

Table 16.1 lists the absolute maximum ratings.

Table 16.1 Absolute Maximum Ratings

Item		Symbol	Value	Unit	Note
Power supply v	oltage	V _{cc}	–0.3 to +7.0	V	*
Analog power s	upply voltage	AV _{CC}	-0.3 to +7.0	V	
Programming ve	oltage	V_{PP}	–0.3 to +13.0	V	
Input voltage	Ports other than Port B and IRQAEC	V _{in}	-0.3 to VCC +0.3	V	
	Port B	${\sf AV}_{\sf in}$	-0.3 to AV _{CC} +0.3	V	
	IRQAEC	HV_{in}	–0.3 to +7.3	V	
Port 9 pin voltag	je	V _{P9}	–0.3 to +7.3	V	
Operating temp	erature	T _{opr}	–20 to +75 (regular specifications)	°C	
			-40 to +85 (wide-range specifications)	°C	
Storage temper	ature	T _{stg}	–55 to +125	°C	

Note: * Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.


Rev. 7.00 Mar 10, 2005 page 453 of 652 REJ09B0042-0700

16.2 H8/38024 Group ZTAT Version and Mask ROM Version Electrical Characteristics


16.2.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures.

Power Supply Voltage and Oscillator Frequency Range





Rev. 7.00 Mar 10, 2005 page 454 of 652 REJ09B0042-0700



Power Supply Voltage and Operating Frequency Range

Rev. 7.00 Mar 10, 2005 page 455 of 652 REJ09B0042-0700





Rev. 7.00 Mar 10, 2005 page 456 of 652 REJ09B0042-0700

16.2.2 DC Characteristics

Table 16.2 lists the DC characteristics of the H8/38024.

Table 16.2 DC Characteristics

 $V_{CC} = 1.8 \text{ V}$ to 5.5 V, $AV_{CC} = 1.8 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications), $T_a = +75^{\circ}\text{C}$ (Die) (including subactive mode) unless otherwise indicated.

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input high	V _{IH}	RES,	$0.8 V_{CC}$	_	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	
voltage		$\label{eq:wkp_0} \begin{array}{l} WKP_0 \text{ to } WKP_7, \\ \overline{IRQ}_0, \ \overline{IRQ}_1, \\ \overline{IRQ}_3, \ \overline{IRQ}_4, \\ AEVL, \ AEVH, \\ TMIC, \ TMIF, \\ TMIG, \ \overline{ADTRG}, \\ SCK_{32} \end{array}$	0.9 V _{CC}		V _{cc} + 0.3	_	Except the above	-
		RXD ₃₂ , UD	$0.7 V_{CC}$	_	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	-
			0.8 V _{CC}	—	V _{CC} + 0.3		Except the above	-
		OSC ₁	$0.8 V_{CC}$	—	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	-
			$0.9 V_{CC}$	_	V _{CC} + 0.3	_	Except the above	-
		X ₁	$0.9 V_{CC}$	—	V _{CC} + 0.3	V	V_{CC} = 1.8 V to 5.5 V	-
		P1 ₃ , P1 ₄ ,	$0.7 \ V_{CC}$	—	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	-
		$\begin{array}{l} P1_{6}, P1_{7}, \\ P3_{0} \text{ to } P3_{7}, \\ P4_{0} \text{ to } P4_{3}, \\ P5_{0} \text{ to } P5_{7}, \\ P6_{0} \text{ to } P6_{7}, \\ P7_{0} \text{ to } P7_{7}, \\ P8_{0} \text{ to } P8_{7}, \\ PA_{0} \text{ to } PA_{3} \end{array}$	0.8 V _{CC}		V _{CC} + 0.3	_	Except the above	_
		PB ₀ to PB ₇	$0.7 \ V_{CC}$	_	AV_{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	_
			$0.8 V_{CC}$	_	AV_{CC} + 0.3		Except the above	_
		IRQAEC	$0.8 V_{CC}$	_	7.3	V	V_{CC} = 4.0 V to 5.5 V	_
			$0.9 \ V_{CC}$	—	7.3		Except the above	

Rev. 7.00 Mar 10, 2005 page 457 of 652 REJ09B0042-0700

Section 16 Electrical Characterist	ics
------------------------------------	-----

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input low	VIL	RES,	-0.3	_	$0.2 V_{CC}$	V	V_{CC} = 4.0 V to 5.5 V	
voltage		$\label{eq:wkp_0} \begin{array}{l} \overline{WKP}_0 \text{ to } \overline{WKP}_7, \\ \overline{IRQ}_0, \ \overline{IRQ}_1, \\ \overline{IRQ}_3, \ \overline{IRQ}_4, \\ \overline{IRQAEC}, \ AEVL, \\ AEVH, \ TMIC, \\ \overline{TMIF}, \ TMIG, \\ \overline{ADTRG}, \ SCK_{32} \end{array}$	-0.3	_	0.1 V _{cc}		Except the above	_
		RXD ₃₂ , UD	-0.3	—	$0.3 V_{CC}$	V	V_{CC} = 4.0 V to 5.5 V	-
			-0.3	_	$0.2 V_{CC}$		Except the above	-
		OSC ₁	-0.3	—	$0.2 V_{CC}$	V	V_{CC} = 4.0 V to 5.5 V	-
			-0.3	—	$0.1 V_{\text{CC}}$		Except the above	-
		X ₁	-0.3	—	$0.1 V_{\text{CC}}$	V	V_{CC} = 1.8 V to 5.5 V	-
		P1 ₃ , P1 ₄ ,	-0.3	_	$0.3 V_{CC}$	V	V_{CC} = 4.0 V to 5.5 V	_
		P1 ₆ , P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃ , PB ₀ to PB ₇	-0.3	_	0.2 V _{cc}		Except the above	_
Output high voltage	V _{OH}	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ ,	V _{CC} - 1.0	—	_	V	V_{CC} = 4.0 V to 5.5 V -I _{OH} = 1.0 mA	
		P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ ,	$V_{CC} - 0.5$	_	_		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 0.5 \text{ mA}$	
		$P_{0}^{(1)}$ to $P_{0}^{(1)}$, $P_{0}^{(1)}$ to $P_{0}^{(1)}$, $P_{0}^{(1)}$ to $P_{0}^{(1)}$, $P_{0}^{(1)}$ to $P_{0}^{(1)}$, $P_{0}^{(1)}$ to $P_{0}^{(1)}$,	V _{CC} – 0.3	—	_		-I _{OH} = 0.1 mA	

Rev. 7.00 Mar 10, 2005 page 458 of 652 REJ09B0042-0700

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Мах	Unit	Test Condition	Notes
Output low voltage	V _{OL}	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ ,	—	—	0.6	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	
		$P4_0$ to $P4_2$	_	_	0.5		I _{OL} = 0.4 mA	-
		$\begin{array}{c} {\sf P5}_0 \text{ to } {\sf P5}_7, \\ {\sf P6}_0 \text{ to } {\sf P6}_7, \\ {\sf P7}_0 \text{ to } {\sf P7}_7, \\ {\sf P8}_0 \text{ to } {\sf P8}_7, \\ {\sf PA}_0 \text{ to } {\sf PA}_3 \end{array}$	_	_	0.5		I _{OL} = 0.4 mA	-
		P3 ₀ to P3 ₇	_	—	1.5		V_{CC} = 4.0 V to 5.5 V I _{OL} = 10 mA	-
			_	_	0.6		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	_
			_	_	0.5		I _{OL} = 0.4 mA	
		P9 ₀ to P9 ₂	_	_	0.5		V_{CC} = 2.2 to 5.5 V I _{OL} = 25 mA	*5
							I _{OL} = 15 mA	
			_	—	0.5		I _{OL} = 10 mA	*6
		P9 ₃ to P9 ₅	_	_	0.5		I _{OL} = 10 mA	
Input/output	I _{IL}	RES, P4 ₃	—	—	20.0	μA	$V_{IN} = 0.5 V$ to	*2
leakage			_	_	1.0		$V_{CC} - 0.5 V$	*1
current		$\begin{array}{c} OSC_1, X_1, \\ P1_3, P1_4, \\ P1_6, P1_7, \\ P3_0 \ to \ P3_7, \\ P4_0 \ to \ P4_2, \\ P5_0 \ to \ P5_7, \\ P6_0 \ to \ P6_7, \\ P7_0 \ to \ P7_7, \\ P8_0 \ to \ P8_7, \\ IRQAEC, \\ P9_0 \ to \ P9_5, \\ PA_0 \ to \ PA_3 \end{array}$		_	1.0	μA	$V_{IN} = 0.5 V$ to $V_{CC} - 0.5 V$	
		PB ₀ to PB ₇	_	_	1.0		$V_{IN} = 0.5 \text{ V to}$ AV _{CC} - 0.5 V	-

Rev. 7.00 Mar 10, 2005 page 459 of 652 REJ09B0042-0700

Section 16 Electrical Characteristics

				Value	es			
Item	Symbol	Applicable Pins	Min	Тур	Мах	Unit	Test Condition	Notes
Pull-up MOS current	-I _p	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ , P3 ₀ to P3 ₇ ,	50.0	—	300.0	μΑ	$V_{CC} = 5 V,$ $V_{IN} = 0 V$	
		P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	_	35.0	_		$V_{CC} = 2.7 \text{ V},$ $V_{IN} = 0 \text{ V}$	Reference value
Input capacitance	C _{IN}	All input pins except power supply, RES, P4 ₃ , PB ₀ to PB ₇	_	_	15.0	pF	f = 1 MHz, $V_{IN} = 0 \text{ V},$ $T_a = 25^{\circ}\text{C}$	
		IRQAEC	_	_	30.0			
		RES	_	—	80.0			*2
			_	—	15.0			*1
		P4 ₃	_	—	50.0			*2
			_	_	15.0			*1
		PB ₀ to PB ₇	_	_	15.0			
Active mode current	I _{OPE1}	V _{CC}	_	7.0	10.0	mA	Active (high-speed) mode $V_{CC} = 5 V$, $f_{OSC} = 10 \text{ MHz}$	*3 *4
dissipation	I _{OPE2}	V _{cc}	_	2.2	3.0	mA	Active (medium- speed) mode $V_{CC} = 5 V$, $f_{OSC} = 10 MHz$ $\phi_{osc}/128$	*3 *4
Sleep mode current dissipation	I _{SLEEP}	V _{cc}	_	3.8	5.0	mA	V _{CC} =5 V, f _{OSC} =10 MHz	*3 *4
Subactive mode current dissipation	I _{SUB}	V _{cc}	_	15.0	30.0	μA	$V_{CC} = 2.7 V,$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/2)$	*3 *4
			_	8.0	_	μA	$V_{CC} = 2.7 \text{ V},$ LCD on 32 kHz crystal oscillator $(\phi_{S\cup B}=\phi_w/8)$	*3 *4 Reference value
Subsleep mode current dissipation	I _{SUBSP}	V _{cc}	_	7.5	16.0	μA	$V_{CC} = 2.7 \text{ V},$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_W/2)$	*3 *4

Rev. 7.00 Mar 10, 2005 page 460 of 652 REJ09B0042-0700

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Watch	IWATCH	V _{CC}	_	3.8	6.0	μA	V _{CC} = 2.7 V,	*2
mode							32 kHz crystal	*3
current dissipation							oscillator LCD not used	*4
				2.8	6.0			*1
								*3
								*4
Standby	I _{STBY}	V _{cc}	—	1.0	5.0	μA	32 kHz crystal	*3
mode current dissipation							oscillator not used	*4
RAM data retaining voltage	V _{RAM}	V _{cc}	1.5	_	_	V		
Allowable output low current	I _{OL}	Output pins except port 3 and 9	_		2.0	mA	V_{CC} = 4.0 V to 5.5 V	
(per pin)		Port 3	_	_	10.0		V_{CC} = 4.0 V to 5.5 V	
		Output pins except port 9	_	_	0.5			
		P9 ₀ to P9 ₂	_	—	25.0		V_{CC} = 2.2 V to 5.5 V	*5
			_	_	15.0			-
			_	_	10.0			
		P9 ₃ to P9 ₅	-	_	10.0			
Allowable output low current	ΣI_{OL}	Output pins except ports 3 and 9	_	_	40.0	mA	V_{CC} = 4.0 V to 5.5 V	
(total)		Port 3	_	_	80.0		V_{CC} = 4.0 V to 5.5 V	
		Output pins except port 9	—	—	20.0			
		Port 9	_	_	80.0			
Allowable	–I _{OH}	All output pins	_	_	2.0	mA	V_{CC} = 4.0 V to 5.5 V	
output high current (per pin)			_	_	0.2		Except the above	

Rev. 7.00 Mar 10, 2005 page 461 of 652 REJ09B0042-0700

Section 16 Electrical Characteristics

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Allowable	$\Sigma - \mathbf{I}_{\mathrm{OH}}$	All output pins	_	_	15.0	mA	$V_{\rm CC}$ = 4.0 V to 5.5 V	
output high current (total)			_	_	10.0		Except the above	

Notes: Connect the TEST pin to V_{SS}.

- 1. Applies to the Mask ROM products.
- 2. Applies to the HD64738024.
- 3. Pin states during current measurement.

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I _{OPE1})	V _{cc}	Operates	V _{CC}	Halted	System clock oscillator: crystal
Active (medium- speed) mode (I _{OPE2})					Subclock oscillator: Pin X ₁ = GND
Sleep mode	V _{cc}	Only timers operate	V_{CC}	Halted	_
Subactive mode	V _{cc}	Operates	V_{CC}	Halted	System clock oscillator:
Subsleep mode	V_{CC}	Only timers operate, CPU stops	ate, V _{cc} Halted		crystal Subclock oscillator:
Watch mode	V_{CC}	Only time base operates, CPU stops	V_{CC}	Halted	[–] crystal
Standby mode	V _{CC}	CPU and timers both stop	V _{CC}	Halted	System clock oscillator: crystal
					Subclock oscillator: Pin X ₁ = GND

4. Excludes current in pull-up MOS transistors and output buffers.

- 5. When the PIOFF bit in the port mode register 9 is 0.
- 6. When the PIOFF bit in the port mode register 9 is 1.

Rev. 7.00 Mar 10, 2005 page 462 of 652 REJ09B0042-0700

16.2.3 AC Characteristics

Table 16.3 lists the control signal timing, and tables 16.4 lists the serial interface timing of the H8/38024.

Table 16.3 Control Signal Timing

 $V_{CC} = 1.8 \text{ V}$ to 5.5 V, $AV_{CC} = 1.8 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications), $T_a = +75^{\circ}\text{C}$ (Die) (including subactive mode) unless otherwise indicated.

		Applicable		Values	5			Reference
Item	Symbol	••	Min	Тур	Max	Unit	Test Condition	Figure
System clock	f _{OSC}	OSC_1, OSC_2	2.0	_	16.0	MHz	V_{CC} = 4.5 V to 5.5 V	
oscillation frequency			2.0	_	10.0	-	V_{CC} = 2.7 V to 5.5 V	-
nequency			2.0	_	4.0	_	Except the above	-
OSC clock (ϕ_{OSC}) cycle time	t _{osc}	OSC ₁ , OSC ₂	62.5	_	500 (1000)	ns	V_{CC} = 4.5 V to 5.5 V	Figure 16.1 *2
			100	_	500 (1000)	_	V_{CC} = 2.7 V to 5.5 V	-
			250	_	500 (1000)	_	Except the above	-
System clock (t _{cyc}		2	—	128	tosc		
cycle time			_	_	128	μs	_	
Subclock oscillation frequency	f _W	X ₁ , X ₂	_	32.768 or 38.4	—	kHz		
Watch clock (ϕ_W) cycle time	t _w	X ₁ , X ₂	_	30.5 or 26.0	—	μs		Figure 16.1
Subclock (ϕ_{SUB}) cycle time	t _{subcyc}		2	—	8	tw		*1
Instruction cycle time			2	—	—	t _{cyc} t _{subcyc}		
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	20	45	μs	Figure 16.8 V _{CC} = 2.2 V to 5.5 V	Figure 16.8
			_	_	50	ms	Except the above	-
		X ₁ , X ₂	—	_	2.0	S	$V_{\rm CC}$ = 2.7 V to 5.5 V	*3
			_	_	10.0	_	V_{CC} = 2.2 V to 5.5 V	-

Rev. 7.00 Mar 10, 2005 page 463 of 652 REJ09B0042-0700

Section 16 Electrical Characteristics

		Applicable		Values	S			Reference
Item	Symbol	••	Min	Тур	Мах	Unit	Test Condition	Figure
External clock high	t _{CPH}	OSC ₁	25	_	—	ns	V_{CC} = 4.5 V to 5.5 V	Figure 16.1
width			40	_	_	_	V_{CC} = 2.7 V to 5.5 V	-
			100	_	_	_	Except the above	-
		X ₁	_	15.26 or 13.02	_	μs		-
External clock low	t _{CPL}	OSC1	25	—	—	ns	V_{CC} = 4.5 V to 5.5 V	Figure 16.1
width			40	_	_		V_{CC} = 2.7 V to 5.5 V	-
			100	_	_	_	Except the above	-
		X ₁	_	15.26 or 13.02	_	μs		-
External clock rise	t _{CPr}	OSC1	_	_	6	ns	V_{CC} = 4.5 V to 5.5 V	Figure 16.1
time			_	_	10		V_{CC} = 2.7 V to 5.5 V	-
			_	_	25		Except the above	-
		X ₁	—	_	55.0	ns		-
External clock fall	t _{CPf}	OSC1	_	_	6	ns	V_{CC} = 4.5 V to 5.5 V	Figure 16.1
time			_	—	10		$V_{\rm CC}$ = 2.7 V to 5.5 V	-
			_	_	25		Except the above	-
		X ₁	—	_	55.0	ns		-
Pin RES low width	t _{REL}	RES	10	_	_	t _{cyc}		Figure 16.2
Input pin high width	t⊮	IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG	2	_	_	t _{cyc} t _{subcyc}		Figure 16.3
		AEVL, AEVH	0.5	_	_	t _{osc}		-
Input pin low width	tıL	$\label{eq:response} \begin{array}{c} \overline{IRQ}_0, \overline{IRQ}_1, \\ \overline{IRQ}_3, \overline{IRQ}_4, \\ IRQAEC, \\ \overline{WKP}_0 \text{ to } \overline{WKP}_7, \\ TMIC, TMIF, \\ TMIG, \overline{ADTRG} \end{array}$	2	_	_	t _{cyc} t _{subcyc}		Figure 16.3
		AEVL, AEVH	0.5		_	t _{osc}		-

Rev. 7.00 Mar 10, 2005 page 464 of 652 REJ09B0042-0700

		Applicable		Value	es			Reference
ltem	Symbol	••	Min	Тур	Мах	Unit	Test Condition	Figure
UD pin minimum transition width	t _{UDH} t _{UDL}	UD	4			t _{cyc} t _{subcyc}		Figure 16.6

Notes: 1. Selected with SA1 and SA0 of system control register 2 (SYSCR2).

2. The figure in parentheses applies when an external clock is used.

3. After powering on, hold V_{CC} at 2.2 V to 5.5 V until the chip's oscillation settling time has elapsed.

Table 16.4 Serial Interface (SCI3) Timing

 $V_{CC} = 1.8 \text{ V}$ to 5.5 V, $AV_{CC} = 1.8 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications), $T_a = +75^{\circ}\text{C}$ (Die) (including subactive mode) unless otherwise indicated.

				Values	5			Reference
Item		Symbol	Min	Тур	Max	Unit	Test Conditions	Figure
Input clock	Asynchronous	t _{scyc}	4	—	—	$t_{\text{cyc}} \ \text{or}$		Figure 16.4
cycle	Synchronous		6	_	_	t _{subcyc}		
Input clock p	oulse width	t _{SCKW}	0.4	_	0.6	t _{scyc}		Figure 16.4
Transmit dat	ta delay time	t _{TXD}	_	_	1	$t_{\mbox{\scriptsize cyc}}$ or	V_{CC} = 4.0 V to 5.5 V	Figure 16.5
(synchronou	is)		_	_	1	t _{subcyc}	Except the above	_
Receive data	a setup time	t _{RXS}	200.0	_	_	ns	V_{CC} = 4.0 V to 5.5 V	Figure 16.5
(synchronou	is)		400.0	_	_	_	Except the above	Figure 16.5
Receive data	a hold time	t _{RXH}	200.0	_	_	ns	V_{CC} = 4.0 V to 5.5 V	Figure 16.5
(synchronou	is)		400.0	_	_	_	Except the above	Figure 16.5

Rev. 7.00 Mar 10, 2005 page 465 of 652 REJ09B0042-0700

16.2.4 A/D Converter Characteristics

Table 16.5 shows the A/D converter characteristics of the H8/38024.

Table 16.5 A/D Converter Characteristics

 $V_{CC} = 1.8$ V to 5.5 V, $V_{SS} = AV_{SS} = 0.0$ V, $T_a = -20^{\circ}C$ to $+75^{\circ}C$ (regular specifications), $T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications), $T_a = +75^{\circ}C$ (Die) unless otherwise indicated.

		Applicable		Va	lues			Reference
Item	Symbol	••	Min	Тур	Мах	Unit	Test Condition	Figure
Analog power supply voltage	AV_{CC}	AV _{CC}	1.8	_	5.5	V		*1
Analog input voltage	AV_{IN}	AN_0 to AN_7	- 0.3	_	AV _{CC} + 0.3	V		
Analog power	Al _{OPE}	AV _{CC}	—	—	1.5	mA	$AV_{CC} = 5.0 V$	
supply current	AI _{STOP1}	AV _{CC}	_	600	_	μA		*2
								Reference value
	AI _{STOP2}	AV _{CC}	_	_	5	μA		*3
Analog input capacitance	CAIN	AN_0 to AN_7	_	_	15.0	pF		
Allowable signal source impedance	R _{AIN}		—	_	10.0	kΩ		
Resolution (data length)			—	_	10	bit		
Nonlinearity error			—	_	±2.5	LSB	$AV_{CC} = 2.7 V \text{ to } 5.5 V$ $V_{CC} = 2.7 V \text{ to } 5.5 V$	
			_	_	±5.5	_	$AV_{CC} = 2.0 V \text{ to } 5.5 V$ $V_{CC} = 2.0 V \text{ to } 5.5 V$	_
			_		±7.5		Except the above	*4
Quantization error			—	—	±0.5	LSB		

Rev. 7.00 Mar 10, 2005 page 466 of 652 REJ09B0042-0700

		Applicable		Va	lues			Reference
Item	Symbol	••	Min	Тур	Max	Unit	Test Condition	Figure
Absolute accuracy			_	_	±3.0	LSB	$AV_{CC} = 2.7 V \text{ to } 5.5 V$ $V_{CC} = 2.7 V \text{ to } 5.5 V$	
			_	_	±6.0		$AV_{CC} = 2.0 V \text{ to } 5.5 V$ $V_{CC} = 2.0 V \text{ to } 5.5 V$	_
			_	_	±8.0		Except the above	*4
Conversion time			12.4	-	124	μs	$AV_{CC} = 2.7 V \text{ to } 5.5 V$ $V_{CC} = 2.7 V \text{ to } 5.5 V$	
			62	_	124		Except the above	_

Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

3. Al_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

4. Conversion time 62 μs

Rev. 7.00 Mar 10, 2005 page 467 of 652 REJ09B0042-0700

16.2.5 LCD Characteristics

Table 16.6 shows the LCD characteristics.

Table 16.6 LCD Characteristics

 $V_{CC} = 1.8 \text{ V}$ to 5.5 V, $AV_{CC} = 1.8 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications), $T_a = +75^{\circ}\text{C}$ (Die) (including subactive mode) unless otherwise specified.

		Applicable	_	Value	S	_	Test	Reference
ltem	Symbol	Pins	Min	Тур	Max	Unit	Conditions	Figure
Segment driver drop voltage	V _{DS}	SEG ₁ to SEG ₃₂	_	_	0.6	V	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 5.5 V	*1
Common driver drop voltage	V _{DC}	COM ₁ to COM ₄	—	—	0.3	V	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 5.5 V	*1
LCD power supply split-resistance	R _{LCD}		0.5	3.0	9.0	MΩ	Between V_1 and V_{SS}	
Liquid crystal display voltage	V_{LCD}	V ₁	2.2		5.5	V		*2

Notes: 1. The voltage drop from power supply pins V₁, V₂, V₃, and VSS to each segment pin or common pin.

2. When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge V_{SS}$.

Rev. 7.00 Mar 10, 2005 page 468 of 652 REJ09B0042-0700

16.3 H8/38024 Group F-ZTAT Version and H8/38024R Group F-ZTAT Version Absolute Maximum Ratings

Table 16.7 lists the absolute maximum ratings.

ltem		Symbol	Value	Unit	Note
Power supply ve	oltage	V _{CC}	–0.3 to +4.3	V	*1
Analog power s	upply voltage	AV _{CC}	–0.3 to +4.3	V	
Input voltage	Ports other than Port B and IRQAEC	V _{in}	–0.3 to V _{CC} +0.3	V	
	Port B	AV _{in}	-0.3 to AV _{CC} +0.3	V	
	IRQAEC	HV _{in}	–0.3 to +7.3	V	
Port 9 pin voltage		V _{P9}	–0.3 to +7.3	V	
Operating temp	erature	T _{opr}	–20 to +75 ^{*2} (regular specifications)	°C	
			-40 to +85 ^{*2} (wide-range specifications)	°C	
			+75 (products shipped as chips) ^{*3}		
Storage temper	ature	T _{stg}	-55 to +125	°C	

Table 16.7 Absolute Maximum Ratings

Notes: 1. Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

2. The operating temperature ranges for flash memory programming/erasing are $T_a = -20^{\circ}C$ to $+75^{\circ}C$.


3. Power may be applied when the temperature is between -20° C and $+75^{\circ}$ C.


Rev. 7.00 Mar 10, 2005 page 469 of 652 REJ09B0042-0700

16.4 H8/38024 Group F-ZTAT Version and H8/38024R Group F-ZTAT Version Electrical Characteristics


16.4.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures.






Rev. 7.00 Mar 10, 2005 page 470 of 652 REJ09B0042-0700



Power Supply Voltage and Operating Frequency Range

Rev. 7.00 Mar 10, 2005 page 471 of 652 REJ09B0042-0700

Analog Power Supply Voltage and A/D Converter Operating Range



Rev. 7.00 Mar 10, 2005 page 472 of 652 REJ09B0042-0700

16.4.2 DC Characteristics

Table 16.8 lists the DC characteristics of the HD64F38024 and HD64F38024R.

Table 16.8 DC Characteristics

 V_{CC} = 2.7 V to 3.6 V, AV_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

				Value	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input high voltage	V _{IH}	$\label{eq:response} \begin{array}{ c c c c c } \hline RES, \\ \hline WKP_0 \ to \ \overline{WKP}_7, \\ \hline IRQ_0, \ IRQ_1, \\ \hline IRQ_3, \ \overline{IRQ}_4, \\ AEVL, \ AEVH, \\ TMIC, \ TMIF, \\ TMIG, \ \overline{ADTRG}, \\ SCK_{32} \end{array}$	0.9 V _{cc}		V _{cc} + 0.3	V		_
		RXD ₃₂ , UD	$0.8 \ V_{CC}$	—	$V_{CC} + 0.3$	V		_
		OSC1	$0.9 \ V_{CC}$	_	$V_{CC} + 0.3$	V		
		X ₁	$0.9 \ V_{CC}$	—	V _{CC} + 0.3	V		_
		$\begin{array}{l} P1_{3}, P1_{4}, \\ P1_{6}, P1_{7}, \\ P3_{0} \mbox{ to } P3_{7}, \\ P4_{0} \mbox{ to } P4_{3}, \\ P5_{0} \mbox{ to } P5_{7}, \\ P6_{0} \mbox{ to } P6_{7}, \\ P7_{0} \mbox{ to } P7_{7}, \\ P8_{0} \mbox{ to } P8_{7}, \\ PA_{0} \mbox{ to } PA_{3} \end{array}$	0.8 V _{cc}	_	V _{CC} + 0.3	V		_
		PB ₀ to PB ₇	$0.8 \ V_{CC}$	_	AV_{CC} + 0.3	V		_
		IRQAEC, P95 ^{*5}	$0.9 V_{CC}$	_	7.3	V		

Rev. 7.00 Mar 10, 2005 page 473 of 652 REJ09B0042-0700

Section 16 Electrical Unaracteristics	Section 16	Electrical Characteristics
---------------------------------------	------------	----------------------------

				Value	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input low voltage	V _{IL}	$\label{eq:response} \begin{array}{l} \overline{\text{RES}}, \\ \overline{\text{WKP}}_0 \text{ to } \overline{\text{WKP}}_7, \\ \overline{\text{IRQ}}_0, \overline{\text{IRQ}}_1, \\ \overline{\text{IRQ}}_3, \overline{\text{IRQ}}_4, \\ \overline{\text{IRQAEC}}, \text{P9}_5^{*5}, \\ \overline{\text{AEVL}}, \overline{\text{AEVH}}, \\ \overline{\text{TMIC}}, \overline{\text{TMIF}}, \\ \overline{\text{TMIG}}, \overline{\text{ADTRG}}, \\ \overline{\text{SCK}}_{32} \end{array}$	-0.3	_	0.1 V _{CC}	V		
		RXD ₃₂ , UD	-0.3	—	$0.2 \ V_{CC}$	V		_
		OSC ₁	-0.3	—	$0.1 V_{\text{CC}}$	V		
		X ₁	-0.3	_	0.1 V _{CC}	V		
		$\begin{array}{c} P1_{3}, P1_{4}, \\ P1_{6}, P1_{7}, \\ P3_{0} \mbox{ to } P3_{7}, \\ P4_{0} \mbox{ to } P4_{3}, \\ P5_{0} \mbox{ to } P5_{7}, \\ P6_{0} \mbox{ to } P5_{7}, \\ P7_{0} \mbox{ to } P6_{7}, \\ P8_{0} \mbox{ to } P8_{7}, \\ PA_{0} \mbox{ to } PA_{3}, \\ PB_{0} \mbox{ to } PB_{7} \end{array}$	-0.3	_	0.2 V _{CC}	V		_
Output high	V_{OH}	P1 ₃ , P1 ₄ ,	$V_{CC}-1.0$	_	_	V	-I _{OH} = 1.0 mA	
voltage		$\begin{array}{l} {\sf P1}_6, {\sf P1}_7, \\ {\sf P3}_0 \mbox{ to } {\sf P3}_7, \\ {\sf P4}_0 \mbox{ to } {\sf P4}_2, \\ {\sf P5}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P6}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P7}_0 \mbox{ to } {\sf P6}_7, \\ {\sf P8}_0 \mbox{ to } {\sf P8}_7, \\ {\sf PA}_0 \mbox{ to } {\sf PA}_3 \end{array}$	V _{cc} - 0.3	_	_		-l _{OH} = 0.1 mA	

Rev. 7.00 Mar 10, 2005 page 474 of 652 REJ09B0042-0700

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Output low voltage	V _{OL}	$\begin{array}{c} P1_{3}, P1_{4}, \\ P1_{6}, P1_{7}, \\ P3_{0} \text{ to } P3_{7}, \\ P4_{0} \text{ to } P4_{2}, \\ P5_{0} \text{ to } P5_{7}, \\ P6_{0} \text{ to } P5_{7}, \\ P6_{0} \text{ to } P6_{7}, \\ P7_{0} \text{ to } P7_{7}, \\ P8_{0} \text{ to } P8_{7}, \\ PA_{0} \text{ to } PA_{3} \end{array}$	_		0.5	V	l _{oL} = 0.4 mA	
		P9 ₀ to P9 ₂	_		0.5	V	I _{OL} = 25 mA	*1
							I _{OL} = 10 mA	*2
		P9 ₃ to P9 ₅	_	_	0.5	V	I _{OL} = 10 mA	
Input/output leakage current	I _{IL}	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		_	1.0	μA	$V_{IN} = 0.5 V to$ $V_{CC} - 0.5 V$	
		PB_0 to PB_7	_	—	1.0	μA	$V_{IN} = 0.5 V$ to $AV_{CC} - 0.5 V$	
Pull-up MOS current	−I _p	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ , P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	30		180	μA	$V_{CC} = 3 V,$ $V_{IN} = 0 V$	
Input capacitance	C _{IN}	All input pins except power supply and IRQAEC	_	_	15.0	pF	f = 1 MHz, $V_{IN} = 0 \text{ V},$ $T_a = 25^{\circ}\text{C}$	
		IRQAEC		_	30.0	pF		

Rev. 7.00 Mar 10, 2005 page 475 of 652 REJ09B0042-0700

Section 16	Electrical	Characteristics
------------	------------	-----------------

				Values				
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Active mode	I _{OPE1}	PE1 V _{CC}	_	1.2	_	mA	Active (high-speed) mode	*3 *4
current dissipation							$V_{CC} = 3 V,$ $f_{OSC} = 2 MHz$	Max. guideline = 1.1 × typ.
			_	1.8	_	mA	Active (high-speed) mode	*3 *4
						$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$	Max. guideline = 1.1 × typ.	
		_	4.0	6.0	mA	Active (high-speed) mode $V_{CC} = 3 V$, $f_{OSC} = 10 MHz$	*3 *4	
	I _{OPE2}	V _{cc}	_	0.7	_	mA	Active (medium- speed) mode $V_{CC} = 3 V$,	*3 *4 Max.
							$f_{OSC} = 2 \text{ MHz}$ $\phi_{osc}/128$	guideline = 1.1 × typ.
			_	0.8	—	mA	Active (medium- speed) mode	*3 *4
							$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$ $\phi_{osc}/128$	Max. guideline = 1.1 × typ.
			_	1.2	1.8	mA	Active (medium- speed) mode $V_{CC} = 3 V$, $f_{OSC} = 10 MHz$ $\phi_{osc}/128$	*3 *4

Rev. 7.00 Mar 10, 2005 page 476 of 652 REJ09B0042-0700

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Sleep mode current	I _{SLEEP}	V _{cc}	_	1.0	_	mA	V _{CC} = 3 V, f _{OSC} = 2 MHz	*3 *4
dissipation								Max. guideline = 1.1 × typ.
			_	1.5	—	mA	V _{CC} = 3 V, f _{OSC} = 4 MHz	*3 *4
								Max. guideline = 1.1 × typ.
			_	3.2	4.8	mA	V _{CC} = 3 V, f _{OSC} = 10 MHz	*3 *4
Subactive I _{SUB} V _{CC} mode current dissipation	V _{cc}	_	10	_	μA	V_{CC} = 2.7 V, LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/8)$	*3 *4 Reference value	
			_	20	40	μA	$V_{CC} = 2.7 V,$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/2)$	*3 *4
	I _{SUBSP}	V _{cc}	_	4.8	16.0	μA	V_{CC} = 2.7 V, LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/2)$	*3 *4
Watch I _w , mode current dissipation	I _{watch}	V _{cc}	_	2.0	_	μA	$V_{CC} = 2.7 V,$ $T_a = 25^{\circ}C$ 32 kHz crystal oscillator LCD not used	*3 *4 Reference value
			_	2.0	6.0	μA	V _{CC} = 2.7 V, 32 kHz crystal oscillator LCD not used	*3 *4

Rev. 7.00 Mar 10, 2005 page 477 of 652 REJ09B0042-0700

Section 16 Electrical Characteristics

				Valu	es			
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Standby mode	I _{STBY}	V _{cc}	_	0.3	_	μA	$V_{CC} = 3.0 \text{ V},$ $T_a = 25^{\circ}\text{C}$	*3 *4
current dissipation						32 kHz crystal oscillator not used	Reference value	
			_	1.0	5.0	μA	32 kHz crystal oscillator not used	*3 *4
RAM data retaining voltage	V _{RAM}	V _{cc}	2.0	_	_	V		
Allowable output low	I _{OL}	Output pins except port 9	—	—	0.5	mA		
current (per pin)		P9 ₀ to P9 ₂	_		25.0	mA		*1
			_	—	10.0			*2
		P9 ₃ to P9 ₅		_	10.0	mA		*5
Allowable output low	$\Sigma I_{\rm OL}$	Output pins except port 9	_	_	20.0	mA		
current (total)		Port 9	_		80.0	mA		
Allowable output high current (per pin)	–I _{OH}	All output pins	_	_	0.2	mA		
Allowable output high current (total)	$\Sigma - I_{OH}$	All output pins	—		10.0	mA		

Notes: Connect the TEST pin to V_{SS} .

1. Applied when the PIOFF bit in the port mode register 9 is 0.

2. Applied when the PIOFF bit in the port mode register 9 is 1.

Rev. 7.00 Mar 10, 2005 page 478 of 652 REJ09B0042-0700

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I _{OPE1})	V_{CC}	Operates	V_{CC}	Halted	System clock oscillator: crystal
Active (medium- speed) mode (I _{OPE2})					Subclock oscillator: Pin X ₁ = GND
Sleep mode	Vcc	Only on-chip timers operate	Vcc	Halted	_
Subactive mode	V _{cc}	Operates	V _{CC}	Halted	System clock oscillator:
Subsleep mode	V_{CC}	Only on-chip timers	V_{CC}	Halted	crystal
		operate, CPU stops			Subclock oscillator:
Watch mode	V_{CC}	Only time base operates, CPU stops	V_{CC}	Halted	[–] crystal
Standby mode	V_{CC}	CPU and timers both stop	V_{CC}	Halted	System clock oscillator: crystal
					Subclock oscillator: Pin $X_1 = GND$

3. Pin states during current measurement.

4. Excludes current in pull-up MOS transistors and output buffers.

5. Used for the judgment of user mode or boot mode when the reset is released.

Rev. 7.00 Mar 10, 2005 page 479 of 652 REJ09B0042-0700

16.4.3 AC Characteristics

Table 16.9 lists the control signal timing, and tables 16.10 lists the serial interface timing of the H8/38024F.

Table 16.9 Control Signal Timing

 V_{CC} = 2.7 V to 3.6 V, AV_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable	Values				Reference	
ltem	Symbol		Min	Тур	Max	Unit	Test Condition	Figure
System clock oscillation frequency	f _{osc}	OSC ₁ , OSC ₂	2.0		10.0	MHz		
OSC clock (ϕ_{OSC}) cycle time	t _{osc}	OSC ₁ , OSC ₂	100	-	500 (1000)	ns		Figure 16.1
System clock (ø)	t _{cyc}		2	—	128	tosc		
cycle time			_	_	128	μs	_	
Subclock oscillation frequency	f _W	X ₁ , X ₂	_	32.768 or 38.4	_	kHz		
Watch clock (ϕ_W) cycle time	t _W	X ₁ , X ₂	—	30.5 or 26.0	_	μs		Figure 16.1
Subclock (ϕ_{SUB}) cycle time	t _{subcyc}		2	_	8	t _w		*1
Instruction cycle time			2	_	_	t _{cyc} t _{subcyc}		
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	0.8	2.0	ms	Figure 16.9 (crystal oscillator)	Figure 16.9 *3
			_	2.0	6.0	ms	Figure 16.8 (crystal oscillator)	Figure 16.8 *4
			_	20	45	μs	Figure 16.9 (ceramic oscillator)	Figure 16.9 *3
			_	20	45	μs	Figure 16.8 (ceramic oscillator)	Figure 16.8 *4
			_	_	50	ms	Except the above	
		X ₁ , X ₂	_	_	2.0	S		

Rev. 7.00 Mar 10, 2005 page 480 of 652 REJ09B0042-0700

		Applicable		Value	s			Reference
ltem	Symbol	••	Min	Тур	Max	Unit	Test Condition	Figure
External clock high	t _{CPH}	OSC1	40	_	_	ns		Figure 16.1
width		X ₁	_	15.26 or 13.02	_	μs		
External clock low	t _{CPL}	OSC1	40	_	_	ns		Figure 16.1
width		X ₁	_	15.26 or 13.02	_	μs		
External clock rise	t _{CPr}	OSC ₁	_	—	10	ns		Figure 16.1
time		X ₁	_	—	55.0	ns		
External clock fall	t _{CPf}	OSC ₁	—	—	10	ns		Figure 16.1
time		X ₁	—	_	55.0	ns		
Pin RES low width	t _{REL}	RES	10	_	_	t _{cyc}		Figure 16.2
Input pin high width	t _{IH}	$\label{eq:response} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	2	_	_	t _{cyc} t _{subcyc}		Figure 16.3
		AEVL, AEVH	0.5	_	_	t _{osc}		
Input pin low width	t _{IL}	$eq:rescaled_$	2	_	_	t _{cyc} t _{subcyc}		Figure 16.3
		AEVL, AEVH	0.5	_	_	t _{osc}		
UD pin minimum transition width	t _{UDH} t _{UDL}	UD	4	—	—	t _{cyc} t _{subcyc}		Figure 16.6

Notes: 1. Selected with SA1 and SA0 of system control register 2 (SYSCR2).

2. The figure in parentheses applies when an external clock is used.

3. Applies to the HD64F38024R.

4. Applies to the HD64F38024.

Rev. 7.00 Mar 10, 2005 page 481 of 652 REJ09B0042-0700

Table 16.10 Serial Interface (SCI3) Timing

 V_{CC} = 2.7 V to 3.6 V, AV_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

				Values	5			Reference
Item		Symbol	Min	Тур	Max	Unit	Test Conditions	Figure
Input clock	Asynchronous	t _{scyc}	4	_	_	$t_{\text{cyc}} \ \text{or}$		Figure 16.4
cycle	Synchronous		6		_	t subcyc		
Input clock p	oulse width	t _{SCKW}	0.4		0.6	t _{scyc}		Figure 16.4
Transmit dat (synchronou	a delay time s)	t _{TXD}	—	_	1	t _{cyc} or t _{subcyc}		Figure 16.5
Receive data (synchronou	•	t _{RXS}	400.0	_	_	ns		Figure 16.5
Receive data (synchronou		t _{RXH}	400.0	_	_	ns		Figure 16.5

Rev. 7.00 Mar 10, 2005 page 482 of 652 REJ09B0042-0700

16.4.4 A/D Converter Characteristics

Table 16.11 shows the A/D converter characteristics of the H8/38024F.

Table 16.11 A/D Converter Characteristics

 V_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable	Values				Reference	
ltem	Symbol	••	Min	Тур	Max	Unit	Test Condition	Figure
Analog power supply voltage	AV_{CC}	AV _{CC}	2.7	_	3.6	V		*1
Analog input voltage	${\sf AV}_{\sf IN}$	AN_0 to AN_7	- 0.3	—	AV _{CC} + 0.3	V		
Analog power	Al _{OPE}	AV _{CC}		—	1.0	mA	$AV_{CC} = 3.0 V$	
supply current	AI _{STOP1}	AV _{CC}	_	600	_	μA		*2 Reference value
	AI _{STOP2}	AV_{CC}	_	—	5	μA		*3
Analog input capacitance	C_{AIN}	AN_0 to AN_7	_	—	15.0	рF		
Allowable signal source impedance	R _{AIN}		_	_	10.0	kΩ		
Resolution (data length)			_	—	10	bit		
Nonlinearity error			_	—	±3.5	LSB	AV_{CC} = 2.7 V to 3.6 V	
Quantization error			_	_	±0.5	LSB		
Absolute accuracy			_	±2.0	±4.0	LSB	AV_{CC} = 2.7 V to 3.6 V	
Conversion time			12.4	-	124	μs	$\rm AV_{CC}$ = 2.7 V to 3.6 V	

Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

3. Al_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

Rev. 7.00 Mar 10, 2005 page 483 of 652 REJ09B0042-0700

16.4.5 LCD Characteristics

Table 16.12 shows the LCD characteristics.

Table 16.12 LCD Characteristics

 V_{CC} = 2.7 V to 3.6 V, AV_{CC} = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable	_	Value	S	_	Test	Reference
ltem	Symbol	Pins	Min	Тур	Max	Unit	Conditions	Figure
Segment driver drop voltage	V _{DS}	SEG ₁ to SEG ₃₂	_	_	0.6	V	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 3.6 V	*1
Common driver drop voltage	V _{DC}	COM ₁ to COM ₄	—	_	0.3	V	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 3.6 V	*1
LCD power supply	R _{LCD}		0.5	3.0	9.0	MΩ	Between V ₁ and	*3
split-resistance			1.5	3.0	7.0	-	V _{SS}	*4
Liquid crystal display voltage	V_{LCD}	V ₁	2.2	_	3.6	V		*2

Notes: 1. The voltage drop from power supply pins V₁, V₂, V₃, and VSS to each segment pin or common pin.

- 2. When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge V_{SS}$.
- 3. Applies to the HD64F38024.
- 4. Applies to the HD64F38024R.

Rev. 7.00 Mar 10, 2005 page 484 of 652 REJ09B0042-0700

16.4.6 Flash Memory Characteristics

Table 16.13 lists the flash memory characteristics.

Table 16.13 Flash Memory Characteristics

 $AV_{CC} = 2.7 \text{ V}$ to 3.6 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $V_{CC} = 2.7 \text{ V}$ to 3.6 V (operating voltage range in reading), $V_{CC} = 3.0 \text{ V}$ to 3.6 V (operating voltage range in programming/erasing), $T_a = -20$ to $+75^{\circ}C$ (operating temperature range in programming/erasing)

				Values	5		Test
ltem		Symbol	Min	Тур	Max	Unit	Condition
Programming	time (per 128 bytes) ^{*1 *2 *4}	t₽	—	7	200	ms	
Erase time (pe		t _E	_	100	1200	ms	
Maximum num	ber of reprogrammings	N_{WEC}	1000 *8 *11	10000 *9	_	Times	
			100 *8 *12	10000 *9	-	_	
Data retention	time	t _{DRP}	10 ^{*10}	_	_	Years	
Programming	Wait time after SWE bit setting*1	X	1	_	_	μs	
0 0	Wait time after PSU bit setting*1	у	50	_	_	μs	
	Wait time after P bit setting ^{*1 *4}	z1	28	30	32	μs	$1 \le n \le 6$
	-	z2	198	200	202	μs	$7 \le n \le 1000$
		z3	8	10	12	μs	Additional- programming
	Wait time after P bit clear*1	α	5			μs	
	Wait time after PSU bit clear*1	β	5	_	_	μs	
	Wait time after PV bit setting*1	γ	4	_		μs	
	Wait time after dummy write ^{*1}	ε	2	_		μs	
	Wait time after PV bit clear*1	η	2	—	—	μs	
	Wait time after SWE bit clear*1	θ	100	—	—	μs	
	Maximum programming count ^{*1 *4}	Ν	—	—	1000	Times	
Erase	Wait time after SWE bit setting*1	х	1	_	_	μs	
	Wait time after ESU bit setting*1	у	100	_	_	μs	
	Wait time after E bit setting ^{*1 *6}	Z	10		100	ms	
	Wait time after E bit clear*1	α	10	_	_	μs	
	Wait time after ESU bit clear*1	β	10	_	_	μs	
	Wait time after EV bit setting*1	γ	20	_	_	μs	
	Wait time after dummy write ^{*1}	8	2	_	_	μs	
	Wait time after EV bit clear*1	η	4	_	_	μs	
	Wait time after SWE bit clear*1	θ	100			μs	
	Maximum erase count ^{*1 *6 *7}	Ν	_	_	120	Times	

Rev. 7.00 Mar 10, 2005 page 485 of 652 REJ09B0042-0700

Notes: 1. Make the time settings in accordance with the program/erase algorithms.

- The programming time for 128 bytes. (Indicates the total time for which the P bit in flash memory control register 1 (FLMCR1) is set. The program-verify time is not included.)
- 3. The time required to erase one block. (Indicates the time for which the E bit in flash memory control register 1 (FLMCR1) is set. The erase-verify time is not included.)
- 4. Programming time maximum value (t_P(MAX)) = wait time after P bit setting (z) \times maximum number of writes (N)
- Set the maximum number of writes (N) according to the actual set values of z1, z2, and z3, so that it does not exceed the programming time maximum value (t_P(MAX)). The wait time after P bit setting (z1, z2) should be changed as follows according to the value of the number of writes (n).

Number of writes (n)

 $1 \le n \le 6 \qquad \qquad z1 = 30 \ \mu s$

 $7 \le n \le 1000$ z2 = 200 μ s

- 6. Erase time maximum value ($t_E(max)$) = wait time after E bit setting (z) × maximum number of erases (N)
- 7. Set the maximum number of erases (N) according to the actual set value of (z), so that it does not exceed the erase time maximum value ($t_E(max)$).
- 8. The minimum number of times all characteristics are guaranteed following reprogramming. (The guarantee covers the range from 1 to the minimum value.)
- 9. Reference value at 25°C. (Guideline showing number of reprogrammings over which functioning will be retained under normal circumstances.)
- 10. Data retention characteristics within the range indicated in the specifications, including the minimum value for reprogrammings.
- 11. Applies to an operating voltage range when reading data of 3.0 to 3.6 V.
- 12. Applies to an operating voltage range when reading data of 2.7 to 3.6 V.

Rev. 7.00 Mar 10, 2005 page 486 of 652 REJ09B0042-0700

16.5 H8/38024S Group Mask ROM Version Absolute Maximum Ratings

Table 16.14 lists the absolute maximum ratings.

Table 16.14	Absolute Maximum Ratings
--------------------	--------------------------

ltem		Symbol	Value	Unit	Note
Power supply v	oltage	V _{cc}	–0.3 to +4.3	V	*1
Analog power s	upply voltage	AV _{CC}	-0.3 to +4.3	V	
Input voltage	Ports other than Port B	V _{in}	–0.3 to V _{CC} +0.3	V	
	Port B	AV_{in}	–0.3 to AV _{CC} +0.3	V	
Port 9 pin voltag	ge	V _{P9}	–0.3 to V _{CC} +0.3	V	
Operating temp	erature	T _{opr}	–20 to +75 (regular specifications)	°C	
			-40 to +85 (wide-range specifications)	°C	
			+75 (products shipped as chips) ^{*2}		
Storage temper	ature	T _{stg}	–55 to +125	°C	

Notes: 1. Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.


2. Power may be applied when the temperature is between -20 and +75°C.


Rev. 7.00 Mar 10, 2005 page 487 of 652 REJ09B0042-0700

16.6 H8/38024S Group Mask ROM Version Electrical Characteristics


16.6.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures.






Rev. 7.00 Mar 10, 2005 page 488 of 652 REJ09B0042-0700



Power Supply Voltage and Operating Frequency Range

Rev. 7.00 Mar 10, 2005 page 489 of 652 REJ09B0042-0700





Rev. 7.00 Mar 10, 2005 page 490 of 652 REJ09B0042-0700

16.6.2 DC Characteristics

Table 16.15 lists the DC characteristics of the H8/38024S.

Table 16.15 DC Characteristics

 V_{CC} = 1.8 V to 3.6 V, AV_{CC} = 1.8 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input high voltage	V _{IH}	$\label{eq:response} \begin{array}{l} \overline{\text{RES}}, \\ \overline{\text{WKP}}_0 \text{ to } \overline{\text{WKP}}_7, \\ \overline{\text{IRQ}}_0, \overline{\text{IRQ}}_1, \\ \overline{\text{IRQ}}_3, \overline{\text{IRQ}}_4, \\ AEVL, AEVH, \\ TMIC, TMIF, \\ TMIG, \overline{\text{ADTRG}}, \\ SCK_{32} \end{array}$	0.9 V _{cc}	_	V _{cc} + 0.3	V		_
		RXD ₃₂ , UD	$0.8 \ V_{CC}$	—	$V_{CC} + 0.3$	V		_
		OSC1	$0.9 \ V_{CC}$	—	$V_{CC} + 0.3$	V		
		X ₁	$0.9 \ V_{CC}$	_	V _{CC} + 0.3	V		
		P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	0.8 V _{cc}	_	V _{CC} + 0.3	V		
		PB ₀ to PB ₇	$0.8 \ V_{CC}$	_	AV_{CC} + 0.3	V		
_		IRQAEC	$0.9 \ V_{CC}$	_	V _{CC} + 0.3	V		

Rev. 7.00 Mar 10, 2005 page 491 of 652 REJ09B0042-0700

Section 16 Electrical Characteristic

				Valu	es			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input low voltage	V _{IL}	$\label{eq:response} \begin{array}{c} \overline{\text{RES}}, \\ \overline{\text{WKP}}_0 \text{ to } \overline{\text{WKP}}_7, \\ \overline{\text{IRQ}}_0, \overline{\text{IRQ}}_1, \\ \overline{\text{IRQ}}_3, \overline{\text{IRQ}}_4, \\ \overline{\text{IRQAEC}}, \text{AEVL}, \\ \overline{\text{AEVH}}, \overline{\text{TMIC}}, \\ \overline{\text{AEVH}}, \overline{\text{TMIG}}, \\ \overline{\text{ADTRG}}, SCK_{32} \end{array}$	-0.3		0.1 V _{cc}	V		
		RXD ₃₂ , UD	-0.3	_	$0.2 \ V_{CC}$	V		_
		OSC ₁	-0.3	_	$0.1 V_{CC}$	V		_
		X ₁	-0.3	_	$0.1 \ V_{CC}$	V		_
		$\begin{array}{l} P1_{3}, P1_{4}, \\ P1_{6}, P1_{7}, \\ P3_{0} \mbox{ to } P3_{7}, \\ P4_{0} \mbox{ to } P4_{3}, \\ P5_{0} \mbox{ to } P5_{7}, \\ P6_{0} \mbox{ to } P6_{7}, \\ P7_{0} \mbox{ to } P7_{7}, \\ P8_{0} \mbox{ to } P8_{7}, \\ PA_{0} \mbox{ to } PA_{3}, \\ PB_{0} \mbox{ to } PB_{7} \end{array}$	-0.3	_	0.2 V _{CC}	V		
Output high voltage	V _{OH}	P1 ₃ , P1 ₄ , P1 ₆ , P1 ₇ ,	V _{CC} - 1.0	_	_	V	$-I_{OH} = 1.0 \text{ mA}$ V _{CC} = 2.7 V to 3.6 V	
		$\begin{array}{l} P3_0 \text{ to } P3_7, \\ P4_0 \text{ to } P4_2, \\ P5_0 \text{ to } P5_7, \\ P6_0 \text{ to } P6_7, \\ P7_0 \text{ to } P7_7, \\ P8_0 \text{ to } P8_7, \\ PA_0 \text{ to } PA_3 \end{array}$	V _{CC} - 0.3	_	-		-l _{OH} = 0.1 mA	-

Rev. 7.00 Mar 10, 2005 page 492 of 652 REJ09B0042-0700

		Min	Тур	Max	Unit	Test Condition Notes
	P1 ₄ ,			max	01110	Notes
		—		0.5	V	$I_{OL} = 0.4 \text{ mA}$
P3 ₀ t	o P3 ₇ ,					
P4 ₀ t	o P4 ₂ ,					
P5 ₀ t	o P5 ₇ ,					
P6 ₀ t	o P6 ₇ ,					
P7 ₀ t	o P7 ₇ ,					
P8 ₀ t	o P8 ₇ ,					
PA ₀ 1	to PA ₃					
P9 ₀ t	o P9₅	—	—	0.5	V	I_{OL} = 10 mA V_{CC} = 2.2 V to 3.6 V
		_	_	0.5	V	I _{OL} = 8 mA V _{CC} = 1.8 V to 3.6 V
	, P4 ₃ , 1, X ₁ ,	_	_	1.0	μA	$V_{IN} = 0.5 V to$ $V_{CC} - 0.5 V$
current P1 ₃ ,						
P1 ₆ ,						
	o P3 ₇ ,					
	o P4 ₂ ,					
	o P5 ₇ ,					
	o P6 ₇ ,					
-	o P7 ₇ ,					
	o P8 ₇ ,					
IRQ						
P9 ₀ t	o P9 ₅ ,					
-	to PA ₃					
PB ₀ t	to PB ₇	—	_	1.0	μA	$V_{IN} = 0.5 V$ to $AV_{CC} - 0.5 V$
Pull-up –I _p P1 ₃ ,		30	—	180	μA	V _{CC} = 3 V,
MOS P1 ₆ ,						$V_{IN} = 0 V$
current P3 ₀ t	o P3 ₇ ,					
P5 ₀ t	o P5 ₇ ,					
P6 ₀ t	o P67					
•	put pins	_	_	15.0	pF	f = 1 MHz,
	pt power					V _{IN} =0 V,
supp IRQ/	ly and AEC					T _a = 25℃
IRQA	AEC	_	_	30.0	pF	

Rev. 7.00 Mar 10, 2005 page 493 of 652 REJ09B0042-0700

Section 16	Electrical	Characteristics
------------	------------	-----------------

				Values				
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Active mode	I _{OPE1}	V _{CC}	—	0.2	_	mA	Active (high-speed) mode	*1 *2
current dissipation							$V_{CC} = 1.8 V$, $f_{OSC} = 1 MHz$	Max. guideline = 1.1 ×
				0.6	_	mA	Active (high-speed)	typ. *1
			_	0.0	_	IIIA	mode	*2
							$V_{CC} = 3 V,$ $f_{OSC} = 2 MHz$	Max. guideline = 1.1 x typ.
			_	1.2	_	mA	Active (high-speed) mode	*1 *2
							$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$	Max. guideline = 1.1 × typ.
			_	3.1	6.0	mA	Active (high-speed) mode $V_{CC} = 3 V$, $f_{OSC} = 10 MHz$	*1 *2
	I _{OPE2}	V _{cc}	_	0.03	_	mA	Active (medium- speed) mode	*1 *2
							$V_{CC} = 1.8 V,$ $f_{OSC} = 1 MHz$ $\phi_{osc}/128$	Max. guideline = 1.1 × typ.
			_	0.1	_	mA	Active (medium- speed) mode	*1 *2
							$V_{CC} = 3 V,$ $f_{OSC} = 2 MHz$ $\phi_{OSC}/128$	Max. guideline = 1.1 × typ.

Rev. 7.00 Mar 10, 2005 page 494 of 652 REJ09B0042-0700

			Values					
ltem	Symbol	Applicable Pins	Min	Тур	Мах	Unit	Test Condition	Notes
Active mode current dissipation	I _{OPE2}	V _{cc}	_	0.2	_	mA	Active (medium- speed) mode $V_{CC} = 3 V$, $f_{OSC} = 4 MHz$ $\phi_{osc}/128$	*1 *2 Max. guideline = 1.1 x typ.
			_	0.6	1.8	mA	Active (medium- speed) mode $V_{CC} = 3 V$, $f_{OSC} = 10 MHz$ $\phi_{osc}/128$	*1 *2
Sleep mode current	I _{SLEEP}	V _{CC}	_	0.08	_	mA	V _{CC} = 1.8 V, f _{OSC} = 1 MHz	*1 *2
dissipation								Max. guideline = 1.1 × typ.
			_	0.3	_	mA	V _{CC} = 3 V, f _{OSC} = 2 MHz	*1 *2
								Max. guideline = 1.1 × typ.
			_	0.5	_	mA	V _{CC} = 3 V, f _{OSC} = 4 MHz	*1 *2
								Max. guideline = 1.1 × typ.
			_	1.3	4.8	mA	V _{CC} = 3 V, f _{OSC} = 10 MHz	*1 *2

Rev. 7.00 Mar 10, 2005 page 495 of 652 REJ09B0042-0700

Section 16 Electrical Characteristics

				Valu	es			
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Subactive mode current dissipation	I _{SUB}	V _{cc}	_	6.2	_	μA	$V_{CC} = 1.8 V,$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_W/2)$	*1 *2 Reference value
			_	4.4	_	μA	$V_{CC} = 2.7 \text{ V},$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/8)$	*1 *2 Reference value
			_	10	40	μA	$V_{CC} = 2.7 V,$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/2)$	*1 *2
Subsleep mode current dissipation	I _{SUBSP}	V _{cc}	_	4.6	16.0	μA	$V_{CC} = 2.7 \text{ V},$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/2)$	*1 *2
Watch mode current dissipation	Iwatch	V _{cc}	_	1.2	_	μA	$V_{CC} = 1.8 V,$ $T_a = 25^{\circ}C$ 32 kHz crystal oscillator LCD not used	*1 *2 Reference value
			_	2.0	—	μA	$V_{CC} = 2.7 V,$ $T_a = 25^{\circ}C$ 32 kHz crystal oscillator LCD not used	*1 *2 Reference value
			_	2.0	6.0	μA	V _{CC} = 2.7 V, 32 kHz crystal oscillator LCD not used	*1 *2

Rev. 7.00 Mar 10, 2005 page 496 of 652 REJ09B0042-0700

				Valu	es			
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Standby mode	I _{STBY}	V _{cc}	_	0.1	_	μA	V_{CC} = 1.8 V, T_a = 25°C	*1 *2
current dissipation							32 kHz crystal oscillator not used	Reference value
			_	0.3	_	μA	$V_{CC} = 3.0 \text{ V},$ $T_a = 25^{\circ}\text{C}$	*1 *2
							32 kHz crystal oscillator not used	Reference value
			_	1.0	5.0	μA	32 kHz crystal oscillator not used	*1 *2
RAM data retaining voltage	V _{RAM}	V _{CC}	1.5	_	_	V		
Allowable output low	I _{OL}	Output pins except port 9	_	—	0.5	mA		
current (per pin)		P9 ₀ to P9 ₅	_	_	10.0	mA	-	
Allowable output low	ΣI_{OL}	Output pins except port 9	_	—	20.0	mA		
current (total)		Port 9	—	—	80.0	mA		
Allowable output high current (per pin)	–I _{OH}	All output pins	_	_	0.2	mA		
Allowable output high current (total)	Σ – I _{OH}	All output pins	—		10.0	mA		

Rev. 7.00 Mar 10, 2005 page 497 of 652 REJ09B0042-0700

Notes: Connect the TEST pin to $V_{\mbox{\scriptsize SS}}.$

1. Pin states during current measurement.

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I _{OPE1})	V _{cc}	Operates	V _{cc}	Halted	System clock oscillator: crystal
Active (medium- speed) mode (I _{OPE2})					Subclock oscillator: Pin X ₁ = GND
Sleep mode	V _{cc}	Only on-chip timers operate	V _{CC}	Halted	_
Subactive mode	V _{cc}	Operates	V_{CC}	Halted	System clock oscillator:
Subsleep mode	Vcc	Only on-chip timers operate, CPU stops	V _{cc}	Halted	crystal Subclock oscillator:
Watch mode	Vcc	Only time base operates, CPU stops	V _{CC}	Halted	crystal
Standby mode	V _{cc}	CPU and timers both stop	V _{cc}	Halted	System clock oscillator: crystal Subclock oscillator: Pin $X_1 = GND$

2. Excludes current in pull-up MOS transistors and output buffers.

Rev. 7.00 Mar 10, 2005 page 498 of 652 REJ09B0042-0700

16.6.3 AC Characteristics

Table 16.16 lists the control signal timing, and tables 16.10 lists the serial interface timing of the H8/38024S.

Table 16.16 Control Signal Timing

 V_{CC} = 1.8 V to 3.6 V, AV_{CC} = 1.8 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable Pins		Values	5			Reference
ltem	Symbol		Min	Тур	Max	Unit	Test Condition	Figure
System clock oscillation frequency	f _{osc}	OSC ₁ , OSC ₂	2.0	_	10.0	MHz	$V_{\rm CC}$ = 2.7 V to 3.6 V	
			2.0	_	4.0	MHz	V_{CC} = 1.8 V to 3.6 V	-
OSC clock (ϕ_{OSC}) cycle time	t _{osc}	OSC ₁ , OSC ₂	100	_	500 (1000)	ns	V_{CC} = 2.7 V to 3.6 V	Figure 16.1 *2
			250	_	500 (1000)	ns	V_{CC} = 1.8 V to 3.6 V	-
System clock (t _{cyc}		2	_	128	tosc		
cycle time			_	_	128	μs	_	
Subclock oscillation frequency	f _W	X ₁ , X ₂	_	32.768 or 38.4	_	kHz		
Watch clock (ϕ_W) cycle time	t _w	X ₁ , X ₂	_	30.5 or 26.0	_	μs		Figure 16.1
Subclock (¢ _{SUB}) cycle time	t _{subcyc}		2	—	8	t _W		*1
Instruction cycle time			2	—	—	t _{cyc} t _{subcyc}		

Rev. 7.00 Mar 10, 2005 page 499 of 652 REJ09B0042-0700

		Applicable		Value	s			Reference
Item	Symbol		Min	Тур	Max	Unit	Test Condition	Figure
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	20	45	μs	Ceramic oscillator V_{CC} = 2.2 V to 3.6 V	Figure 16.9
			_	80	_	μs	Ceramic oscillator Except the above	-
			_	0.8	2	ms	Crystal oscillator $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-
			_	1.2	3	ms	Crystal oscillator V_{CC} = 2.2 V to 3.6 V	-
			_	_	50	ms	Except the above	-
		X ₁ , X ₂	-	_	2	S	V_{CC} = 2.2 V to 3.6 V	
			—	4	—	S	Except the above	-
External clock high	t _{CPH}	OSC ₁	40	_	_	ns	V_{CC} = 2.7 V to 3.6 V	Figure 16.1
width			100	_	_	ns	V_{CC} = 1.8 V to 3.6 V	-
		X ₁	_	15.26 or 13.02	_	μs		-
External clock low	t _{CPL}	OSC1	40	_	_	ns	V_{CC} = 2.7 V to 3.6 V	Figure 16.1
width			100	_	_	ns	V_{CC} = 1.8 V to 3.6 V	-
		X ₁	_	15.26 or 13.02		μs		-
External clock rise	t _{CPr}	OSC ₁	—	_	10	ns	V_{CC} = 2.7 V to 3.6 V	Figure 16.1
time			_	_	25	ns	V_{CC} = 1.8 V to 3.6 V	-
		X ₁	-	_	55.0	ns		-
External clock fall	t _{CPf}	OSC1	—	—	10	ns	$V_{\rm CC}$ = 2.7 V to 3.6 V	Figure 16.1
time			_	—	25	ns	V_{CC} = 1.8 V to 3.6 V	-
		X ₁	—		55.0	ns		-
Pin RES low width	t _{REL}	RES	10	_	_	t _{cyc}		Figure 16.2

Section 16 Electrical Characteristics

Rev. 7.00 Mar 10, 2005 page 500 of 652 REJ09B0042-0700

		Applicable		Value	s			Reference
ltem	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Figure
Input pin high width	t _{iH}	$eq:rescaled_$	2	_	_	t _{cyc} t _{subcyc}		Figure 16.3
		AEVL, AEVH	0.5	_	_	t _{osc}		
Input pin low width	tıL	$\label{eq:response} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	2	-	_	t _{cyc} t _{subcyc}		Figure 16.3
		AEVL, AEVH	0.5	_	_	t _{osc}		
UD pin minimum transition width	t _{UDH} t _{UDL}	UD	4	_	_	t _{cyc} t _{subcyc}		Figure 16.6

Notes: 1. Selected with SA1 and SA0 of system control register 2 (SYSCR2).

2. The figure in parentheses applies when an external clock is used.

Rev. 7.00 Mar 10, 2005 page 501 of 652 REJ09B0042-0700

Table 16.17 Serial Interface (SCI3) Timing

 V_{CC} = 1.8 V to 3.6 V, AV_{CC} = 1.8 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

				Values	3			Reference
Item	ltem		Min	Тур	Max	Unit	Test Conditions	Figure
Input clock	Asynchronous	t _{scyc}	4	_	_	$t_{\text{cyc}} \ \text{or}$		Figure 16.4
cycle	Synchronous		6		_	t subcyc		
Input clock pulse width		t _{SCKW}	0.4	_	0.6	t _{scyc}		Figure 16.4
Transmit data delay time (synchronous)		t _{TXD}	_	—	1	t _{cyc} or t _{subcyc}		Figure 16.5
Receive data setup time (synchronous)		t _{RXS}	400.0	_	_	ns		Figure 16.5
Receive data hold time (synchronous)		t _{RXH}	400.0	_	_	ns		Figure 16.5

Rev. 7.00 Mar 10, 2005 page 502 of 652 REJ09B0042-0700

16.6.4 A/D Converter Characteristics

Table 16.18 shows the A/D converter characteristics of the H8/38024S.

Table 16.18 A/D Converter Characteristics

V_{CC} = 1.8 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V

		Applicable		Va	lues			Reference
ltem	Symbol	Pins	Min	Тур	Мах	Unit	Test Condition	Figure
Analog power supply voltage	AV_{CC}	AV _{CC}	1.8	_	3.6	V		*1
Analog input voltage	AV_{IN}	AN_0 to AN_7	- 0.3	_	AV _{CC} + 0.3	V		
Analog power	Al _{OPE}	AV _{CC}	_	_	1.0	mA	$AV_{CC} = 3.0 V$	
supply current	AI _{STOP1}	AV _{CC}	_	600	_	μA		*2 Reference value
	AI _{STOP2}	AV _{CC}	—	—	5	μA		*3
Analog input capacitance	C _{AIN}	AN_0 to AN_7	—	—	15.0	рF		
Allowable signal source impedance	R _{AIN}			_	10.0	kΩ		
Resolution (data length)			_	_	10	bit		
Nonlinearity error			_	_	±3.5	LSB	$AV_{CC} = 2.7 V \text{ to } 3.6 V$ $V_{CC} = 2.7 V \text{ to } 3.6 V$	
			_	_	±5.5	LSB	$AV_{CC} = 2.0 V \text{ to } 3.6 V$ $V_{CC} = 2.0 V \text{ to } 3.6 V$	
			_	—	±7.5	LSB	Other than above	*4
Quantization error			_	_	±0.5	LSB		
Absolute accuracy			_	_	±4.0	LSB	$AV_{CC} = 2.7 V \text{ to } 3.6 V$ $V_{CC} = 2.7 V \text{ to } 3.6 V$	
			_	_	±6.0	LSB	$AV_{CC} = 2.0 V \text{ to } 3.6 V$ $V_{CC} = 2.0 V \text{ to } 3.6 V$	
			_	_	±8.0	LSB	Other than above	*4
Conversion time			12.4	_	124	μs	$AV_{CC} = 2.7 V \text{ to } 3.6 V$ $V_{CC} = 2.7 V \text{ to } 3.6 V$	
			62	_	124	μs	Other than above	

Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

Rev. 7.00 Mar 10, 2005 page 503 of 652 REJ09B0042-0700

- 3. Al_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.
- 4. Conversion time: 62 μs.

16.6.5 LCD Characteristics

Table 16.19 shows the LCD characteristics.

Table 16.19 LCD Characteristics

 $V_{CC} = 1.8$ V to 3.6 V, $AV_{CC} = 1.8$ V to 3.6 V, $V_{SS} = AV_{SS} = 0.0$ V

		Applicable		Value	S	_	Test	Reference
ltem	Symbol	Pins	Min	Тур	Max	Unit	Conditions	Figure
Segment driver drop voltage	V_{DS}	SEG ₁ to SEG ₃₂	_	_	0.6	V	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 3.6 V	*1
Common driver drop voltage	V _{DC}	COM ₁ to COM ₄	—	—	0.3	V	$I_D = 2 \ \mu A$ V ₁ = 2.7 V to 3.6 V	*1
LCD power supply split-resistance	R _{LCD}		1.5	3.0	7.0	MΩ	Between V_1 and V_{SS}	
Liquid crystal display voltage	V_{LCD}	V ₁	2.2	—	3.6	V		*2

Notes: 1. The voltage drop from power supply pins V₁, V₂, V₃, and VSS to each segment pin or common pin.

2. When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge V_{SS}$.

Rev. 7.00 Mar 10, 2005 page 504 of 652 REJ09B0042-0700

16.7 Absolute Maximum Ratings of H8/38124 Group F-ZTAT Version and Mask ROM Version

Table 16.20 lists the absolute maximum ratings.

Table 16.20 Absolute Maximum Ratings

ltem		Symbol	Value	Unit	Note
Power supply vol	tage	V _{CC}	-0.3 to +7.0	V	*1
		CV _{CC}	–0.3 to +4.3	V	
Analog power su	pply voltage	AV _{CC}	-0.3 to +7.0	V	
Input voltage	Other than port B	V _{in}	–0.3 to V _{CC} +0.3	V	
	Port B	AV_{in}	–0.3 to AV _{CC} +0.3	V	
Port 9 pin voltage	Э	V _{P9}	–0.3 to V _{CC} +0.3	V	
Operating tempe	rature	T _{opr}	–20 to +75 ^{*2} (regular specifications)	°C	
			-40 to +85 ^{*2} (wide-range temperature specifications)	_	
Storage tempera	ture	T _{stg}	-55 to +125	°C	

Notes: 1. Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.


2. The operating temperature ranges from –20°C to +75°C when programming or erasing the flash memory.

Rev. 7.00 Mar 10, 2005 page 505 of 652 REJ09B0042-0700


16.8 Electrical Characteristics of H8/38124 Group F-ZTAT Version and Mask ROM Version

16.8.1 Power Supply Voltage and Operating Ranges


Power Supply Voltage and Oscillation Frequency Range (System Clock Oscillator Selected)



Power Supply Voltage and Oscillation Frequency Range (On-Chip Oscillator Selected)




Rev. 7.00 Mar 10, 2005 page 506 of 652 REJ09B0042-0700



Power Supply Voltage and Operating Frequency Range (System Clock Oscillator Selected)


Rev. 7.00 Mar 10, 2005 page 507 of 652 REJ09B0042-0700




Power Supply Voltage and Operating Frequency Range (On-Chip Oscillator Selected)

Rev. 7.00 Mar 10, 2005 page 508 of 652 REJ09B0042-0700

Analog Power Supply Voltage and A/D Converter Operating Range (System Clock Oscillator Selected)



Analog Power Supply Voltage and A/D Converter Operating Range (On-Chip Oscillator Selected)



Rev. 7.00 Mar 10, 2005 page 509 of 652 REJ09B0042-0700

16.8.2 DC Characteristics

Table 16.21 lists the DC characteristics.

Table 16.21 DC Characteristics

 $V_{CC} = 2.7$ V to 5.5 V, $AV_{CC} = 2.7$ V to 5.5 V, $V_{SS} = AV_{SS} = 0.0$ V, unless otherwise specified

				Valu	es			
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input high voltage	Input high V _{IH} voltage	$\frac{\overline{\text{RES}},}{WKP_0 \text{ to } \overline{WKP}_7,}$ $\overline{IRQ}_0, \overline{IRQ}_1,$	$V_{CC} \times 0.8$	_	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	
	IRQ ₃ , IRQ ₄ , AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK ₃₂	$V_{CC} \times 0.9$	_	V _{CC} + 0.3	_	Other than above	-	
		RXD ₃₂ , UD	$V_{CC}\!\times 0.7$	—	V _{CC} + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5.5 V	
			$V_{CC} imes 0.8$	_	V _{CC} + 0.3	_	Other than above	_
		OSC ₁	$V_{CC}\!\times\!0.8$	—	V _{CC} + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5.5 V	
			$V_{CC} imes 0.9$	—	V _{CC} + 0.3	_	Other than above	_
		P1 ₃ , P1 ₄ , P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ ,	$V_{CC} \times 0.7$	—	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	
		P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	$V_{CC} \times 0.8$	_	V _{CC} + 0.3	_	Other than above	-
		PB ₀ to PB ₇	$V_{CC}\!\times\!0.7$	—	$AV_{CC} + 0.3$	V	V_{CC} = 4.0 V to 5.5 V	
			$V_{CC}\!\times\!0.8$	_	$AV_{CC} + 0.3$	_	Other than above	_
		IRQAEC, $P9_5^{*5}$	$V_{CC}\!\times\!0.8$	_	V _{CC} + 0.3	V	V_{CC} = 4.0 V to 5.5 V	
			$V_{CC} imes 0.9$	_	V _{CC} + 0.3		Other than above	

Note: Connect the TEST pin to V_{SS}.

Rev. 7.00 Mar 10, 2005 page 510 of 652 REJ09B0042-0700

				Valu	es			
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input low voltage		$\label{eq:response} \begin{array}{c} \overline{\text{RES}},\\ \overline{\text{WKP}}_0 \text{ to } \overline{\text{WKP}}_7,\\ \overline{\text{IRQ}}_0, \overline{\text{IRQ}}_1,\\ \overline{\text{IRQ}}_3, \overline{\text{IRQ}}_4, \end{array}$	- 0.3		$V_{CC} \times 0.2$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		IRQAEC, P95 ^{*5} , AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK ₃₂	- 0.3	_	$V_{CC} \times 0.1$		Other than above	_
		RXD ₃₂ , UD	- 0.3	_	$V_{CC} \times 0.3$	V	V_{CC} = 4.0 V to 5.5 V	
			- 0.3	_	$V_{CC} \times 0.2$		Other than above	_
		OSC ₁	- 0.3	_	$V_{CC} \times 0.2$	V	V_{CC} = 4.0 V to 5.5 V	
			- 0.3	_	$V_{CC} \times 0.1$		Other than above	_
		P1 ₃ , P1 ₄ , P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ ,	- 0.3	—	$V_{CC} \times 0.3$	V	V_{CC} = 4.0 V to 5.5 V	
		$P5_0$ to $P5_7$, $P6_0$ to $P6_7$, $P7_0$ to $P7_7$, $P8_0$ to $P8_7$, PA_0 to PA_3 , PB_0 to PB_7	- 0.3	_	$V_{CC} \times 0.2$		Other than above	_
Output high	V _{OH}	P1 ₃ , P1 ₄ , P1 ₇ , P3 ₀ to P3 ₇ ,	V _{CC} – 1.0	—	_	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 1.0 \text{ mA}$	
voltage		P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ ,	V _{CC} – 0.5	_	_		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	_
		P6 ₀ to P6 ₇ ,					–I _{OH} = 0.5 mA	
		P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	V _{CC} – 0.3	_	_		-l _{OH} = 0.1 mA	-

Rev. 7.00 Mar 10, 2005 page 511 of 652 REJ09B0042-0700

Section 16 Elec	rical Characteristics
-----------------	-----------------------

				Value	S			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Output low	V _{OL}	P1 ₃ , P1 ₄ , P1 ₇ ,	_	_	0.6	V	V_{CC} = 4.0 V to 5.5 V	
voltage		$P4_0$ to $P4_2$, $P5_0$ to $P5_7$, $P6_1$ to $P6_2$					I _{OL} = 1.6 mA	
		P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	_	_	0.5		I _{OL} = 0.4 mA	_
		P3 ₀ to P3 ₇	_	—	1.0		V_{CC} = 4.0 V to 5.5 V	_
							I _{OL} = 10 mA	
			_	_	0.6		V_{CC} = 4.0 V to 5.5 V	-
							I _{OL} = 1.6 mA	
			_	—	0.5		I _{OL} = 0.4 mA	-
		P9 ₀ to P9 ₅	_	_	1.5		V_{CC} = 4.0 V to 5.5 V	_
							I _{OL} = 15 mA	
			_	—	1.0		V_{CC} = 4.0 V to 5.5 V	-
							I _{OL} = 10 mA	
			_	—	0.8		V_{CC} = 4.0 V to 5.5 V	-
							$I_{OL} = 8 \text{ mA}$	
			_	—	1.0		$I_{OL} = 5 \text{ mA}$	_
			_	_	0.6		I _{OL} = 1.6 mA	_
			_	_	0.5		$I_{OL} = 0.4 \text{ mA}$	-
Input/ output leakage current	h _L	$\begin{array}{c} \overline{\text{RES}}, P4_3, \\ P1_3, P1_4, P1_7, \\ OSC_1, X_1, \\ P3_0 \text{ to } P3_7, \\ P4_0 \text{ to } P4_2, \\ P5_0 \text{ to } P5_7, \\ P6_0 \text{ to } P5_7, \\ P7_0 \text{ to } P7_7, \\ P8_0 \text{ to } P8_7, \\ IRQAEC, \\ PA_0 \text{ to } PA_3, \\ P9_0 \text{ to } P9_5 \end{array}$	_		1.0	μA	V _{IN} = 0.5 V to V _{CC} – 0.5 V	_
		PB ₀ to PB ₇	_	_	1.0		V_{IN} = 0.5 V to AV_{CC} $-$ 0.5 V	_
Pull-up MOS	-I _p	P1 ₃ , P1 ₄ , P1 ₇ , P3 ₀ to P3 ₇ ,	20	—	200	μA	V _{CC} = 5.0 V, V _{IN} = 0.0 V	
current		P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	_	40	_		$\label{eq:VCC} \begin{array}{l} V_{CC} = 2.7 \ V, \\ V_{IN} = 0.0 \ V \end{array}$	Reference value

Rev. 7.00 Mar 10, 2005 page 512 of 652 REJ09B0042-0700

				Value	s			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input capaci- tance	C _{in}	All input pins except power supply pin	_	—	15.0	pF	f = 1 MHz, $V_{IN} = 0.0 \text{ V},$ $T_a = 25^{\circ}C$	
Active mode current consump- tion	I _{OPE1}	V _{CC}	_	0.6	_	mA	Active (high-speed) mode $V_{CC} = 2.7 V$, $f_{OSC} = 2 MHz$	*1 *3 *4 Approx. max. value = 1.1 × Typ.
			-	1.0	—	_		*2 *3 *4
							Active (high-speed) mode $V_{CC} = 5 V$, $f_{OSC} = 2 MHz$	Approx. max. value = 1.1 × Typ.
			_	0.8	_			*1 *3 *4
								Approx. max. value = 1.1 × Typ.
			_	1.5	_	_		*2 *3 *4
								Approx. max. value = 1.1 × Typ.
			_	1.6	_	_	Active (high-speed)	*1 *3 *4
							mode $V_{CC} = 5 V$, $f_{OSC} = 4 MHz$	Approx. max. value = $1.1 \times$ Typ.
			_	2.0	_	_		*2 *3 *4
			_	3.3	7.0	_	Active (high-speed)	*1 *3 *4
			_	4.0	7.0	_	mode $V_{CC} = 5 V$, $f_{OSC} = 10 \text{ MHz}$	*2 *3 *4

Rev. 7.00 Mar 10, 2005 page 513 of 652 REJ09B0042-0700

				Value	S			
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Active I _{OPE2} mode current consump- tion	IPE2 V _{CC}	_	0.2	_	mA	Active (medium- speed) mode $V_{CC} = 2.7 V$, $f_{OSC} = 2 MHz$, $\phi_{OSC}/128$	*1 *3 *4 Approx. max. value = 1.1 × Typ.	
			0.5	—			*2 *3 *4	
							Approx. max. value = 1.1 × Typ.	
		_	0.4	_		Active (medium- speed) mode $V_{CC} = 5 V$, $f_{OSC} = 2 MHz$, $\phi_{OSC}/128$	*1 *3 *4 Approx. max. value = 1.1 × Typ.	
			_	0.8	_			*2 *3 *4
								Approx. max. value = 1.1 × Typ.
			_	0.6	_		Active (medium- speed) mode $V_{CC} = 5 V$, $f_{OSC} = 4 MHz$, $\phi_{OSC}/128$	*1 *3 *4 Approx. max. value = 1.1 × Typ.
			0.9	_			*2 *3 *4	
				0.9	3.0		Active (medium-	*1 *3 *4
			_	1.2	3.0		speed) mode $V_{CC} = 5 V$, $f_{OSC} = 10 MHz$, $\phi_{OSC}/128$	*2 *3 *4

Section 16 Electrical Characteristics

Rev. 7.00 Mar 10, 2005 page 514 of 652 REJ09B0042-0700

				Value	s			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Sleep	I _{SLEEP}	V _{CC}	_	0.3	_	mA	V _{CC} = 2.7 V,	*1 *3 *4
node current consump- ion						f _{OSC} = 2 MHz	Approx. max. valu = 1.1 × Typ.	
			—	0.8	_			*2 *3 *4
							Approx. max. valu = 1.1 × Typ.	
			_	0.5	_		V _{CC} = 5 V, f _{OSC} = 2 MHz	*1 *3 *4 Approx. max. valu = 1.1 × Typ.
				0.9				*2 *3 *4
				0.0				Approx. max. valu = 1.1 × Typ.
			_	0.9	_		$V_{CC} = 5 V,$ $f_{OSC} = 4 MHz$	*1 *3 *4 Approx. max. valu = 1.1 ×
				1.3				Typ. *2 *3 *4
				-				
			_	1.5	5.0		$V_{CC} = 5 V,$	*1 *3 *4
			_	2.2	5.0		f _{OSC} = 10 MHz	*2 *3 *4
Subactive	I _{SUB}	V _{CC}	_	11.3	_	μA	V _{CC} = 2.7 V,	*1 *3 *4
mode current							LCD on, 32-kHz crystal	Reference value
consump- tion		_	12.7	_		resonator used (φ _{SUB} = φ _W /8)	*2 *3 *4 Reference value	
			_	16.3	50		V _{CC} = 2.7 V,	*1 *3 *4
		-	_	30	50		LCD on, 32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/2)$	*2 *3 *4

Rev. 7.00 Mar 10, 2005 page 515 of 652 REJ09B0042-0700

Section 16 Electrical Characteristics

				Value	S			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Subsleep mode current consump- tion	I _{SUBSP}	V _{CC}	_	4.0	16	μA	V_{CC} = 2.7 V, LCD on, 32-kHz crystal resonator used ($\phi_{SUB} = \phi_W/2$)	*3 *4
Watch mode current	IWATCH	V _{CC}	_	1.4	_	μA	$V_{CC} = 2.7 V,$ $T_a = 25^{\circ}C,$ 32-kHz crystal	*1 *3 *4 Reference value
consump- tion			_	1.8	_		resonator used, LCD not used	*2 *3 *4 Reference value
			_	1.8	6.0		V _{CC} = 2.7 V, 32-kHz crystal resonator used, LCD not used	*3 *4
Standby mode current consump-	I _{STBY}	V _{CC}	_	0.3	_	μA	$V_{CC} = 2.7 V,$ $T_a = 25^{\circ}C,$ 32-kHz crystal resonator not used	*1 *3 *4 Reference value
tion			_	0.5	_		$V_{CC} = 2.7 V,$ $T_a = 25^{\circ}C,$ 32-kHz crystal resonator not used	*2 *3 *4 Reference value
			_	0.05	_		$V_{CC} = 2.7 V,$ $T_a = 25^{\circ}C,$ SUBSTP (subclock oscillator control register) setting = 1	*2 *4 Reference value
			_	0.6	_		$V_{CC} = 5.0 \text{ V},$ $T_a = 25^{\circ}\text{C},$ 32-kHz crystal resonator not used	*2 *3 *4 Reference value
			_	0.16	_		$V_{cc} = 5.0 V,$ $T_a = 25^{\circ}C,$ SUBSTP (subclock oscillator control register) setting = 1	*2 *4 Reference value
			_	1.0	5.0		32-kHz crystal resonator not used	*3 *4
RAM data retaining voltage	V _{RAM}	V _{CC}	2.0	_	_	V		*6

Rev. 7.00 Mar 10, 2005 page 516 of 652 REJ09B0042-0700

		Applicable		Value	s		Test	
Item	Symbol	Pins	Min	Тур	Max	Unit	Condition	Notes
Allowable output low current (per pin)	I _{OL}	Output pins except ports 3 and 9	_	_	2.0	mA	V _{CC} = 4.0 V to 5.5 V	
		Port 3	_	—	10.0		V _{CC} = 4.0 V to 5.5 V	_
		Output pins except port 9	_	_	0.5			_
		Port 9	_	_	15.0		V _{CC} = 4.0 V to 5.5 V	
			_	—	5.0		Other than above	
Allowable output low current (total)	ΣIOL	Output pins except ports 3 and 9	_	—	40.0	mA	V _{CC} = 4.0 V to 5.5 V	
		Port 3	_	_	80.0		V _{CC} = 4.0 V to 5.5 V	_
		Output pins except port 9	—		20.0			_
		Port 9	—	_	80.0			-
Allowable output high current (per pin)	–I _{OH}	All output pins	_	—	2.0	mA	V _{CC} = 4.0 V to 5.5 V	
			_	_	0.2		Other than above	
Allowable output high current (total)	$\Sigma - I_{OH}$	All output pins	—	_	15.0	mA	V _{CC} = 4.0 V to 5.5 V	
			_	_	10.0		Other than above	_

Notes: Connect the TEST pin to $V_{\mbox{\scriptsize SS}}.$

1. Applies to the mask-ROM version.

2. Applies to the F-ZTAT version.

Rev. 7.00 Mar 10, 2005 page 517 of 652 REJ09B0042-0700

3. Pin states when current consumption is measured

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I _{OPE1})	V _{CC}	Only CPU operates	V _{CC}	Stops	System clock: crystal resonator
Active (medium- speed) mode (I _{OPE2})					Subclock: Pin X ₁ = GND
Sleep mode	V _{CC}	Only all on-chip timers operate	V _{CC}	Stops	
Subactive mode	V _{CC}	Only CPU operates	V _{CC}	Stops	System clock:
Subsleep mode	V _{CC}	Only all on-chip timers operate	V _{CC}	Stops	crystal resonator Subclock:
		CPU stops			crystal resonator
Watch mode	V _{CC}	Only clock time base operates	V _{CC}	Stops	
		CPU stops			
Standby mode	V _{CC}	CPU and timers both stop	V _{CC}	Stops	System clock: crystal resonator
					Subclock: Pin X ₁ = GND

4. Except current which flows to the pull-up MOS or output buffer

5. Used when user mode or boot mode is determined after canceling a reset in the F-ZTAT version

6. Voltage maintained in standby mode

Rev. 7.00 Mar 10, 2005 page 518 of 652 REJ09B0042-0700

16.8.3 AC Characteristics

Table 16.22 lists the control signal timing and table 16.23 lists the serial interface timing.

Table 16.22 Control Signal Timing

 $V_{CC} = 2.7$ V to 5.5 V, $AV_{CC} = 2.7$ V to 5.5 V, $V_{SS} = AV_{SS} = 0.0$ V, unless otherwise specified

		Applicable		Values	5			Reference
ltem	Symbol	Pins	Min	Тур	Мах	Unit	Test Condition	Figure
System clock	f _{OSC}	OSC ₁ , OSC ₂	2.0	_	20.0	MHz		
oscillation frequency			0.7	_	2.0	_	On-chip oscillator selected	*2
OSC clock (ϕ_{OSC}) cycle time	t _{osc}	OSC ₁ , OSC ₂	50.0	_	500	ns		Figure 16.1
			500	_	1429	_	On-chip oscillator selected	_
System clock (t _{cyc}		2	_	128	tosc		
cycle time			—	_	182	μs	_	
Subclock oscillation frequency	f _W	X ₁ , X ₂	-	32.768	_	kHz		
Watch clock (ϕ_W) cycle time	t _W	X ₁ , X ₂	_	30.5	_	μs		Figure 16.1
Subclock (ϕ_{SUB}) cycle time	t _{subcyc}		2	—	8	t _W		*1
Instruction cycle time			2	—	—	t _{cyc} t _{subcyc}		
Oscillation stabilization time	t _{rc}	OSC_1, OSC_2	—	—	20	ms		
	t _{rc}	X ₁ , X ₂	_	_	2.0	S		
External clock high width	t _{CPH}	OSC ₁	20	—	—	ns		Figure 16.1
External clock low width	t _{CPL}	OSC ₁	20	—	—	ns		Figure 16.1
External clock rise time	t _{CPr}	OSC ₁	-	—	5	ns		Figure 16.1
External clock fall time	t _{CPf}	OSC ₁	-	—	5	ns		Figure 16.1
RES pin low width	t _{REL}	RES	10	_	_	t _{cyc}		Figure 16.2

Rev. 7.00 Mar 10, 2005 page 519 of 652 REJ09B0042-0700

Section 16 Electrical Chara

		Applicable		Value	es			Reference
Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Figure
Input pin high width	t _{IH}	IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG	2	_		t _{cyc} t _{subcyc}		Figure 16.3
		AEVL, AEVH	0.5			tosc	_	
Input pin Iow width	t _{IL}	IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIC, TMIF, TMIG, ADTRG	2	_	_	t _{cyc} t _{subcyc}		Figure 16.3
		AEVL, AEVH	0.5	_	_	tosc		
UD pin minimum	t _{UDH}	UD	4		_	t _{cyc}		Figure 16.6
transition width	t _{UDL}					t _{subcyc}		

Notes: 1. Determined by the SA1 and SA0 bits in the system control register 2 (SYSCR2).

2. These characteristics are given as ranges between minimum and maximum values in order to account for factors such as temperature, power supply voltage, and variation among production lots. When designing systems, make sure to give due consideration to the SPEC range. Please contact a Renesas sales or support representative for actual performance data on the product.

Table 16.23 Serial Interface (SCI3) Timing

 $V_{CC} = 2.7$ V to 5.5 V, $AV_{CC} = 2.7$ V to 5.5 V, $V_{SS} = AV_{SS} = 0.0$ V, unless otherwise specified

			١	Values			Test	Reference
Item		Symbol	Min	Тур	Max	Unit	Condition	Figure
•	Asynchronous	t _{scyc}	4 — — t _{cy}	t _{cyc} or		Figure 16.4		
cycle	Clocked synchronous	_	6	_	_	t _{subcyc}		
Input clock pulse width		t _{SCKW}	0.4	—	0.6	t _{scyc}		Figure 16.4
	Transmit data delay time (clocked synchronous)		_	_	1	t _{cyc} or t _{subcyc}		Figure 16.5
Receive data setup time (clocked synchronous)		t _{RXS}	150.0	—	_	ns		Figure 16.5
	ta hold time nchronous)	t _{RXH}	150.0	-	—	ns		Figure 16.5

Rev. 7.00 Mar 10, 2005 page 520 of 652 REJ09B0042-0700

16.8.4 A/D Converter Characteristics

Table 16.24 shows the A/D converter characteristics.

Table 16.24 A/D Converter Characteristics

 V_{CC} = 2.7 V to 5.5 V, AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, unless otherwise specified

		Applicable		Valu	ies		Test	Reference
ltem	Symbol	Pins	Min	Тур	Мах	Unit	Condition	Figure
Analog power supply voltage	AV_{CC}	AV_{CC}	2.7	—	5.5	V		*1
Analog input voltage	AV _{IN}	AN ₀ to AN ₇	- 0.3		AV _{CC} + 0.3	V		
Analog power supply	AI_{OPE}	AV _{CC}	_	—	1.5	mA	$AV_{CC} = 5.0 V$	
current	AI _{STOP1}	AV _{CC}	—	600	_	μA		*2
								Reference value
	AI _{STOP2}	AV _{CC}	_	—	5.0	μA		*3
Analog input capacitance	C _{AIN}	AN ₀ to AN ₇	_	_	15.0	pF		
Allowable signal source impedance	R _{AIN}		—	—	10.0	kΩ		
Resolution (data length)			—	—	10	bit		
Nonlinearity error			—	—	±3.5	LSB	AV _{CC} = 4.0 V to 5.5 V	
			—	_	±7.5	-	AV _{cc} = 2.7 V to 5.5 V	-
Quantization error			—	—	±0.5	LSB		
Absolute accuracy			—	±2.0	±4.0	LSB	AV _{CC} = 4.0 V to 5.5 V	
			—	±2.0	±8.0	-	AV _{cc} = 2.7 V to 5.5 V	-
Conversion time			6.2		124	μs		

Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

2. Al_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

3. AI_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

Rev. 7.00 Mar 10, 2005 page 521 of 652 REJ09B0042-0700

16.8.5 LCD Characteristics

Table 16.25 shows the LCD characteristics.

Table 16.25 LCD Characteristics

 $V_{CC} = 2.7$ V to 5.5 V, $AV_{CC} = 2.7$ V to 5.5 V, $V_{SS} = AV_{SS} = 0.0$ V, unless otherwise specified

		Applicable		Value	S			Reference
Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Figure
Segment driver step-down voltage	V _{DS}	SEG ₁ to SEG ₃₂	—	—	0.6	V	$I_D = 2 \ \mu A$ V1 = 2.7 V to 5.5 V	*1
Common driver step-down voltage	V _{DC}	COM ₁ to COM ₄	_	_	0.3	V	$I_D = 2 \ \mu A$ V1 = 2.7 V to 5.5 V	*1
LCD power supply split-resistance	R _{LCD}		1.5	3.0	7.0	MΩ	Between V1 and V _{SS}	
Liquid crystal display voltage	V_{LCD}	V ₁	2.7	_	5.5	V		*2

Notes: 1. The voltage step-down from power supply pins V1, V2, V3, and V_{SS} to each segment pin or common pin.

2. When the liquid crystal display voltage is supplied from an external power supply, ensure that the following relationship is maintained: $V_{CC} \ge V1 \ge V2 \ge V3 \ge V_{SS}$.

Rev. 7.00 Mar 10, 2005 page 522 of 652 REJ09B0042-0700

16.8.6 Flash Memory Characteristics

Table 16.26 Flash Memory Characteristics

Condition: $AV_{CC} = 2.7 V \text{ to } 5.5 V, V_{SS} = AV_{SS} = 0.0 V, V_{CC} = 2.7 V \text{ to } 5.5 V \text{ (range of operating voltage when reading)}, V_{CC} = 3.0 V \text{ to } 5.5 V \text{ (range of operating voltage when programming/erasing)}, T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (range of operating temperature when programming/erasing: product with regular specifications, product with wide-range temperature specifications})$

				Values			Test
Item		Symbol	Min	Тур	Max	Unit	Conditions
Programming t		t _P	_	7	200	ms/128 bytes	
Erase time*1*3	Erase time ^{*1*3*5}		_	100	1200	ms/block	
Reprogrammin	g count	N _{WEC}	1000 ^{*8}	10000 ^{*9}	_	times	
Data retain per	iod	t _{DRP}	10 ^{*10}	_	_	year	
Programming	Wait time after SWE-bit setting ^{*1}	x	1	_	_	μs	
	Wait time after PSU-bit setting ^{*1}	у	50	_	_	μs	
	Wait time after	z1	28	30	32	μs	$1 \le n \le 6$
	P-bit setting ^{*1*4}	z2	198	200	202	μs	$7 \le n \le 1000$
		z3	8	10	12	μs	Additional programming
	Wait time after P-bit clear ^{*1}	α	5	_	_	μs	
	Wait time after PSU-bit clear ^{*1}	β	5	_	_	μs	
	Wait time after PV-bit setting ^{*1}	γ	4	_	_	μs	
	Wait time after dummy write ^{*1}	ε	2		—	μs	
	Wait time after PV-bit clear ^{*1}	η	2	_	—	μs	
	Wait time after SWE-bit clear ^{*1}	θ	100		_	μs	
	Maximum programming count ^{*1*4*5}	N	_	_	1000	times	

Rev. 7.00 Mar 10, 2005 page 523 of 652 REJ09B0042-0700

Section 16 Electrical Characteristics

			Values				Test
Item		Symbol	ol Min	Тур	Мах	Unit	Conditions
Erase	Wait time after SWE-bit setting ^{*1}	x	1	—	—	μs	
	Wait time after ESU-bit setting ^{*1}	у	100	_	_	μs	
	Wait time after E-bit setting ^{*1*6}	Z	10	—	100	ms	
	Wait time after E-bit clear ^{*1}	α	10	_	—	μs	
	Wait time after ESU-bit clear ^{*1}	β	10	_	_	μs	
	Wait time after EV-bit setting ^{*1}	γ	20	_	_	μs	
	Wait time after dummy write ^{*1}	ε	2	—	_	μs	
	Wait time after EV-bit clear ^{*1}	η	4	_	_	μs	
	Wait time after SWE-bit clear ^{*1}	θ	100	—	—	μs	
	Maximum erase count ^{*1*6*7}	Ν	-	—	120	times	

Notes: 1. Set the times according to the program/erase algorithms.

2. Programming time per 128 bytes (Shows the total period for which the P bit in FLMCR1 is set. It does not include the programming verification time.)

3. Block erase time (Shows the total period for which the E bit in FLMCR1 is set. It does not include the erase verification time.)

4. Maximum programming time (t_P (max))

 t_P (max) = Wait time after P-bit setting (z) × maximum number of writes (N)

5. The maximum number of writes (N) should be set according to the actual set value of z1, z2, and z3 to allow programming within the maximum programming time (t_P (max)). The wait time after P-bit setting (z1 and z2) should be alternated according to the number of writes (n) as follows:

$$l \le n \le 6$$
 $z1 = 30 \mu s$

$$7 \le n \le 1000$$
 $z2 = 200 \ \mu s$

- 6. Maximum erase time (t_E (max))
 - t_E (max) = Wait time after E-bit setting (z) × maximum erase count (N)
- 7. The maximum number of erases (N) should be set according to the actual set value of z to allow erasing within the maximum erase time (t_E (max)).
- 8. This minimum value guarantees all characteristics after reprogramming (the guaranteed range is from 1 to the minimum value).
- Reference value when the temperature is 25°C (normally reprogramming will be performed by this count).
- 10. This is a data retain characteristic when reprogramming is performed within the specification range including this minimum value.

Rev. 7.00 Mar 10, 2005 page 524 of 652 REJ09B0042-0700

16.8.7 Power Supply Voltage Detection Circuit Characteristics

Table 16.27 Power Supply Voltage Detection Circuit Characteristics (1)

 $V_{CC} = 2.7$ V to 5.5 V, $AV_{CC} = 2.7$ V to 5.5 V, $V_{SS} = AV_{SS} = 0.0$ V, unless otherwise specified

			Rated Va	alues		
ltem	Symbol	Min	Тур	Max	Unit	Test Conditions
LVDR operation drop voltage*	$V_{LVDRmin}$	1.0	_	—	V	
LVD stabilization time	T _{LVDON}	150		—	μs	
Standby mode current	ISTBY	_		100	μA	LVDE = 1
consumption						$V_{CC} = 5.0 V$
						32 oscillator not used

Note: * In some cases no reset may occur if the power supply voltage, V_{CC} , drops below VLVDRmin = 1.0 V and then rises, so thorough evaluation is called for.

Table 16. 28 Power Supply Voltage Detection Circuit Characteristics (2)

Using on-chip reference voltage and ladder resistor (VREFSEL = VINTDSEL = VINTUSEL = 0)

			Rated Va	lues		
ltem	Symbol	Min	Тур	Max	Unit	Test Conditions
Power supply drop detection voltage	Vint(D) ^{*3}	3.3	3.7	4.2	V	LVDSEL = 0
Power supply rise detection voltage	Vint(U) ^{*3}	3.6	4.0	4.5	V	LVDSEL = 0
Reset detection voltage 1 ^{*1}	Vreset1*3	2.0	2.3	2.7	V	LVDSEL = 0
Reset detection voltage 2*2	Vreset2*3	2.7	3.3	3.9	V	LVDSEL = 1

Notes: 1. The above function should be used in conjunction with the voltage drop/rise detection function.

2. Low-voltage detection reset should be selected for low-voltage detection reset only.

3. The values of Vint(D), Vint(U), Vreset1, and Vreset2 change relative to each other.

Example: If Vint(D) is the minimum value, Vint(U), Vreset1, and Vreset2 are also the minimum values.

Rev. 7.00 Mar 10, 2005 page 525 of 652 REJ09B0042-0700

Table 16.29 Power Supply Voltage Detection Circuit Characteristics (3)

Using on-chip reference voltage and detect voltage external input (VREFSEL = 0, VINTDSEL and VINTUSEL = 1)

			Ra	ted Values		
ltem	Symbol	Min	Min Typ Max		Unit	Test Condition
extD/extU interrupt detection level	Vexd	0.80	1.20	1.60	V	
extD/extU pin input voltage ^{*2}	VextD ^{*1} VextU ^{*1}	-0.3	_	V _{CC} + 0.3 or AV _{CC} + 0.3, whichever is lower	V	V_{CC} = 2.7 to 3.3 V
		-0.3	_	3.6 or AV _{CC} + 0.3, whichever is lower	V	V_{CC} = 3.3 to 5.5 V

Notes: 1. The VextD voltage must always be greater than the VextU voltage.

2. The maximum input voltage of the extD and extU pins is 3.6 V.

Rev. 7.00 Mar 10, 2005 page 526 of 652 REJ09B0042-0700

Table 16.30 Power Supply Voltage Detection Circuit Characteristics (4)

Using external reference voltage and ladder resistor (VREFSEL = 1, VINTDSEL = VINTUSEL = 0)

Rated Values				S		Test	
Item	Symbol	Min	Тур	Max	Unit	Condition	
Power supply drop detection voltage	Vint(D) ^{*1}	3.08 * (Vref1 - 0.1)	3.08 * Vref1	3.08 * (Vref1 + 0.1)	V	LVDSEL = 0	
Vref input voltage (Vint(D))	Vref1 ^{*2}	0.98	—	1.68	V	Vint(D)	
Power supply rise detection voltage	Vint(U) ^{*1}	3.33 * (Vref2 - 0.1)	3.33 * Vref2	3.33 * (Vref2 + 0.1)	V	LVDSEL = 0	
Vref input voltage (Vint(U))	Vref2 ^{*2}	0.91	_	1.55	V	Vint(U)	
Reset detection voltage 1	Vreset1*1	1.91 * (Vref3 - 0.1)	1.91 * Vref3	1.91 * (Vref3 + 0.1)	V	LVDSEL = 0	
Vref input voltage (Vreset1)	Vref3 ^{*2}	0.89	—	2.77	V	Vreset1	
Reset detection voltage 2	Vreset2*1	2.76 * (Vref4 - 0.1)	2.76 * Vref4	2.76 * (Vref4 + 0.1)	V	LVDSEL = 1	
Vref input voltage (Vreset2)	Vref4 ^{*2}	1.08	_	1.89	V	Vreset2	

Notes: 1. The values of Vint(D), Vint(U), Vreset1, and Vreset2 change relative to each other. Example: If Vint(D) is the minimum value, Vint(U), Vreset1, and Vreset2 are also the minimum values.

2. The Vref input voltage is calculated using the following formula.

2.7 V (= V _{CC} min)	< Vint(D), Vint(U), Vreset2	< 5.5 V (= V _{CC} max)
1.5 V (= RAM retention voltage)	< Vreset1	< 5.5 V (= V _{CC} max)
Vref1: 2.7 < 3.08 * (Vref1 - 0.1), 3	$3.08 * (Vref1 + 0.1) < 5.5 \rightarrow 0.98$	< Vref1 < 1.68
Vref2: 2.7 < 3.33 * (Vref2 - 0.1), 3	$3.33 * (Vref2 + 0.1) < 5.5 \rightarrow 0.91$	< Vref2 < 1.55
Vref3: 1.5 < 1.91 * (Vref3 – 0.1), 1	$1.91 * (Vref3 + 0.1) < 5.5 \rightarrow 0.89$	< Vref3 < 2.77
Vref4: 2.7 < 2.76 * (Vref4 – 0.1), 2	$2.76 * (Vref4 + 0.1) < 5.5 \rightarrow 1.08$	< Vref4 < 1.89

Rev. 7.00 Mar 10, 2005 page 527 of 652 REJ09B0042-0700

Table 16. 31 Power Supply Voltage Detection Circuit Characteristics (5)

Using external reference voltage and detect voltage external input (VREFSEL = VINTDSEL = VINTUSEL = 1)

			Rat	ed Values				
ltem	Symbol	Min Typ Max		Max	Unit	Test Condition		
Comparator detection accuracy	Vcdl	0.1	_	_	V	VextU – Vref VextD – Vref		
extD/extU pin input voltage	VextD* VextU*	-0.3	_	V_{CC} + 0.3 or AV _{CC} + 0.3, whichever is lower	V	V_{CC} = 2.7 to 3.3 V		
		-0.3	—	3.6 or AV _{CC} + 0.3, whichever is lower	V	V_{CC} = 3.3 to 5.5 V		
Vref pin input voltage	Vref5	0.8	—	2.8	V	V_{CC} = 2.7 to 5.5 V		

Note: * The VextD voltage must always be greater than the VextU voltage.

16.8.8 Power-On Reset Circuit Characteristics

Table 16.32 Power-On Reset Circuit Characteristics

 $V_{CC} = 2.7$ V to 5.5 V, $AV_{CC} = 2.7$ V to 5.5 V, $V_{SS} = AV_{SS} = 0.0$ V, unless otherwise specified

	Rated Values					
ltem	Symbol	Min	Тур	Max	Unit	Test Condition
RES pin pull-up resistance	R _{RES}	65	100	—	kΩ	
Power-on reset start voltage	V _{por}	—	_	100	mV	

Note: Make sure to drop the power supply voltage, V_{CC} , to below Vpor = 100 mV and then raise it after the RES pin load had thoroughly dissipated. To drain the load of the RES pin, attaching a diode to the V_{CC} side is recommended. The power-on reset function may not work properly if the power supply voltage, V_{CC} , is raised from a level exceeding 100 mV.

Rev. 7.00 Mar 10, 2005 page 528 of 652 REJ09B0042-0700

16.8.9 Watchdog Timer Characteristics

Table 16.33 Watchdog Timer Characteristics

 $AV_{CC} = 2.7 V$ to 5.5 V, $V_{SS} = AV_{SS} = 0.0 V$, unless otherwise specified

		Applicable	Rated Values					Test
ltem	Symbol	Pins	Min	Тур	Max	Unit	Note	Condition
On-chip oscillator overflow time	t _{OVF}		0.2	0.4	_	S	*	$V_{CC} = 5 V$

Note: * When the on-chip oscillator is selected, the timer counts from 0 to 255, indicating the time remaining until an internal reset is generated.

16.9 Operation Timing

Figures 16.1 to 16.6 show timing diagrams.





Figure 16.1 Clock Input Timing






Figure 16.2 RES Low Width




Figure 16.3 Input Timing




Figure 16.4 SCK3 Input Clock Timing

Rev. 7.00 Mar 10, 2005 page 530 of 652 REJ09B0042-0700




Figure 16.5 SCI3 Synchronous Mode Input/Output Timing




Figure 16.6 UD Pin Minimum Transition Width Timing

Rev. 7.00 Mar 10, 2005 page 531 of 652 REJ09B0042-0700

16.10 Output Load Circuit




Figure 16.7 Output Load Condition

16.11 Resonator Equivalent Circuit




Figure 16.8 Resonator Equivalent Circuit (1)

Rev. 7.00 Mar 10, 2005 page 532 of 652 REJ09B0042-0700




Figure 16.9 Resonator Equivalent Circuit (2)

16.12 Usage Note

The ZTAT, F-ZTAT, and mask ROM versions satisfy the electrical characteristics shown in this manual, but actual electrical characteristic values, operating margins, noise margins, and other properties may vary due to differences in manufacturing process, on-chip ROM, layout patterns, and so on.

When system evaluation testing is carried out using the ZTAT or F-ZTAT version, the same evaluation testing should also be conducted for the mask ROM version when changing over to that version.

Rev. 7.00 Mar 10, 2005 page 533 of 652 REJ09B0042-0700

Rev. 7.00 Mar 10, 2005 page 534 of 652 REJ09B0042-0700

Appendix A CPU Instruction Set

A.1 Instructions

Operation Notation

Rd8/16	General register (destination) (8 or 16 bits)
Rs8/16	General register (source) (8 or 16 bits)
Rn8/16	General register (8 or 16 bits)
CCR	Condition code register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#xx: 3/8/16	Immediate data (3, 8, or 16 bits)
d: 8/16	Displacement (8 or 16 bits)
@aa: 8/16	Absolute address (8 or 16 bits)
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
\oplus	Exclusive logical OR
\rightarrow	Move
_	Logical complement
	Logical complement

Condition Code Notation

Symbol

\$	Modified according to the instruction result
*	Not fixed (value not guaranteed)
0	Always cleared to 0
—	Not affected by the instruction execution result

Rev. 7.00 Mar 10, 2005 page 535 of 652 REJ09B0042-0700

Table A.1 lists the H8/300L CPU instruction set.

Table A.1Instruction Set

			In			res ion					s)							
	Operand Size		#xx: 8/16	F	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	с	ond	litio	on (Coc	le	o. of States
Mnemonic	Ō	Operation	ŧ	Rn	8	0	0	0	0	0	5	I	Н	Ν	Ζ	۷	С	°. No
MOV.B #xx:8, Rd	В	#xx:8 → Rd8	2									_	—	\$	\$	0		2
MOV.B Rs, Rd	В	$Rs8 \rightarrow Rd8$		2								_	—	\$	\$	0		2
MOV.B @Rs, Rd	В	$@Rs16 \rightarrow Rd8$			2							—	—	\$	\$	0		4
MOV.B @(d:16, Rs), Rd	В	@(d:16, Rs16)→ Rd8				4						—	—	\updownarrow	\$	0		6
MOV.B @Rs+, Rd	В	$@$ Rs16 \rightarrow Rd8 Rs16+1 \rightarrow Rs16					2							\$	\$	0		6
MOV.B @aa:8, Rd	в	@aa:8 → Rd8						2				_		\updownarrow	\$	0	_	4
MOV.B @aa:16, Rd	в	@aa:16 → Rd8						4				_	_	\$	\$	0	_	6
MOV.B Rs, @Rd	в	$Rs8 \rightarrow @Rd16$			2							_		\$	\$	0	_	4
MOV.B Rs, @(d:16, Rd)	в	$Rs8 \rightarrow @(d:16, Rd16)$				4						_		\$	\$	0	_	6
MOV.B Rs, @-Rd	в	$Rd16-1 \rightarrow Rd16$ $Rs8 \rightarrow @Rd16$					2							\$	\$	0	-	6
MOV.B Rs, @aa:8	в	Rs8 → @aa:8						2				_	_	\$	\$	0	_	4
MOV.B Rs, @aa:16	в	Rs8 → @aa:16						4				_		\$	\$	0	_	6
MOV.W #xx:16, Rd	w	#xx:16 → Rd	4									_		\$	\$	0	_	4
MOV.W Rs, Rd	W	$Rs16 \rightarrow Rd16$		2								_	_	\$	\$	0	_	2
MOV.W @Rs, Rd	w	@Rs16 → Rd16			2							_		\$	\$	0	_	4
MOV.W @(d:16, Rs), Rd	w	@(d:16, Rs16) → Rd16				4						_		\$	\$	0	_	6
MOV.W @Rs+, Rd	w	$\begin{array}{c} @Rs16 \rightarrow Rd16 \\ Rs16+2 \rightarrow Rs16 \end{array}$					2							\$	\$	0	-	6
MOV.W @aa:16, Rd	W	@aa:16 → Rd16						4						\$	\$	0	_	6
MOV.W Rs, @Rd	w	$Rs16 \rightarrow @Rd16$			2							_		\$	\$	0	_	4
MOV.W Rs, @(d:16, Rd)	w	$Rs16 \rightarrow @(d:16, Rd16)$				4						_	_	\$	\$	0	_	6
MOV.W Rs, @-Rd	w	Rd16-2 → Rd16 Rs16 → @Rd16					2							\$	\$	0	-	6
MOV.W Rs, @aa:16	w	Rs16 → @aa:16						4						\$	\updownarrow	0	_	6
POP Rd	w	$\begin{array}{c} @SP \to Rd16 \\ SP+2 \to SP \end{array}$					2							\$	\$	0	_	6
PUSH Rs	w	$\begin{array}{l} SP-2 \to SP \\ Rs16 \to @SP \end{array}$					2							\$	\$	0		6

Rev. 7.00 Mar 10, 2005 page 536 of 652 REJ09B0042-0700

			In			res: on					s)							
	Operand Size		x: 8/16		Rn	@(d:16, Rn)	@_Rn/@Rn+	@aa: 8/16	@(d:8, PC)	ФФаа	Implied	С	ond	liti	on (Coc	le	. of States
Mnemonic	ð	Operation	:xx#	Rn	@Rn	ø	9	ö	00	ø	<u>n</u>	I	н	Ν	z	v	С	°.
ADD.B #xx:8, Rd	В	$Rd8\text{+}\#xx:8\toRd8$	2										\$	\$	\$	\$	\$	2
ADD.B Rs, Rd	В	$Rd8\text{+}Rs8\toRd8$		2									\$	\$	\$	\$	\$	2
ADD.W Rs, Rd	W	$\rm Rd16\text{+}Rs16 \rightarrow \rm Rd16$		2									(1)	\$	\$	\$	\$	2
ADDX.B #xx:8, Rd	В	$Rd8\text{+}\#xx:8\text{ +}C\toRd8$	2										\updownarrow	\$	(2)	\$	\$	2
ADDX.B Rs, Rd	В	$Rd8\text{+}Rs8\text{+}C\rightarrowRd8$		2								—	\$	\$	(2)	\$	\$	2
ADDS.W #1, Rd	W	$Rd16+1 \rightarrow Rd16$		2								—			_	_	—	2
ADDS.W #2, Rd	W	$Rd16+2 \rightarrow Rd16$		2								—	_	_	_	_	—	2
INC.B Rd	В	$Rd8+1 \rightarrow Rd8$		2									—	\$	\$	\$	—	2
DAA.B Rd	В	Rd8 decimal adjust \rightarrow Rd8		2								—	*	\$	\$	*	(3)	2
SUB.B Rs, Rd	В	$Rd8\text{-}Rs8\toRd8$		2								—	\$	\$	\$	\$	\$	2
SUB.W Rs, Rd	w	$\rm Rd16-\rm Rs16 \rightarrow \rm Rd16$		2									(1)	\$	\$	\$	\$	2
SUBX.B #xx:8, Rd	В	Rd8–#xx:8 –C \rightarrow Rd8	2										\$	\$	(2)	\$	\$	2
SUBX.B Rs, Rd	В	$Rd8-Rs8 - C \rightarrow Rd8$		2									\$	\$	(2)	\$	\$	2
SUBS.W #1, Rd	W	$Rd16-1 \rightarrow Rd16$		2													—	2
SUBS.W #2, Rd	W	$Rd16-2 \rightarrow Rd16$		2											_	_	—	2
DEC.B Rd	В	$Rd8-1 \rightarrow Rd8$		2									_	\$	\$	\$	—	2
DAS.B Rd	В	Rd8 decimal adjust \rightarrow Rd8		2									*	\$	\$	*	—	2
NEG.B Rd	В	$0-\text{Rd} \rightarrow \text{Rd}$		2									\$	\$	\$	\$	\$	2
CMP.B #xx:8, Rd	в	Rd8-#xx:8	2									—	\$	\$	\$	\$	\$	2
CMP.B Rs, Rd	В	Rd8–Rs8		2								—	\$	\$	\$	\$	\$	2
CMP.W Rs, Rd	W	Rd16-Rs16		2								—	(1)	\$	\$	\$	\$	2

Rev. 7.00 Mar 10, 2005 page 537 of 652 REJ09B0042-0700

			In				sin Lei				s)							
	Operand Size		#xx: 8/16		@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	с	one	ditie	on (Coc	le	. of States
Mnemonic	õ	Operation	¢#	Rn	9	ø	0	Ö	ø	ø	<u></u>	I	н	Ν	z	v	С	°. N
MULXU.B Rs, Rd	В	$Rd8 \times Rs8 \rightarrow Rd16$		2								—						14
DIVXU.B Rs, Rd	В	Rd16÷Rs8 → Rd16 (RdH: remainder, RdL: quotient)		2										(5)				14
AND.B #xx:8, Rd	В	$Rd8 \land \#xx: 8 \rightarrow Rd8$	2									_	_	\$	\$	0	_	2
AND.B Rs, Rd	В	$Rd8 \land Rs8 \rightarrow Rd8$		2								—	—	\$	\$	0	_	2
OR.B #xx:8, Rd	В	$Rd8 \lor \#xx:8 \rightarrow Rd8$	2									—	—	\$	\$	0	_	2
OR.B Rs, Rd	В	$Rd8 \lor Rs8 \rightarrow Rd8$		2								—	—	\$	\$	0	—	2
XOR.B #xx:8, Rd	В	$Rd8 \oplus \#xx: 8 \rightarrow Rd8$	2									_	_	\$	\$	0	_	2
XOR.B Rs, Rd	В	$Rd8 \oplus Rs8 \to Rd8$		2								—	_	\$	\$	0	_	2
NOT.B Rd	В	$\overline{Rd} \to Rd$		2								—	—	\$	\$	0	_	2
SHAL.B Rd	В			2										\$	↔	\$	\$	2
SHAR.B Rd	В			2										↔	\leftrightarrow	0	\$	2
SHLL.B Rd	В			2										\Leftrightarrow	\leftrightarrow	0	\$	2
SHLR.B Rd	В	$0 \rightarrow \boxed[b_7 \\ b_0 $		2										0	\leftrightarrow	0	\$	2
ROTXL.B Rd	В	C ↓ b7 b0		2										↔	\leftrightarrow	0	\$	2
ROTXR.B Rd	В	b ₇ b ₀ C		2										\$	↔	0	\$	2

Rev. 7.00 Mar 10, 2005 page 538 of 652 REJ09B0042-0700

			In				sin Ler	•			s)							
	Operand Size		k: 8/16		Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	ගුඔය	mplied	c	on	ditio	on (Cod	de	. of States
Mnemonic	d	Operation	:xx#	R	@Rn	0	9	0	0	ø	Ξ	I	н	Ν	z	v	С	No.
ROTL.B Rd	В			2								_	-	\$	\$	0	\$	2
ROTR.B Rd	В	▶		2										\$	\$	0	\$	2
BSET #xx:3, Rd	В	(#xx:3 of Rd8) ← 1		2								_	—	_	_	_	_	2
BSET #xx:3, @Rd	В	(#xx:3 of @Rd16) ← 1			4							_	_	_	_	_	_	8
BSET #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 1						4				_	_	_	_	_	_	8
BSET Rn, Rd	В	(Rn8 of Rd8) ← 1		2								_	_	_	_	_	_	2
BSET Rn, @Rd	В	(Rn8 of @Rd16) ← 1			4							_	_	_	_	_	_	8
BSET Rn, @aa:8	В	(Rn8 of @aa:8) ← 1						4				_	_	_	_	_	_	8
BCLR #xx:3, Rd	В	(#xx:3 of Rd8) ← 0		2								_	_	_	_	_	_	2
BCLR #xx:3, @Rd	В	(#xx:3 of @Rd16) ← 0			4							_	_	_	_	_	_	8
BCLR #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 0						4				_	_	_	_	_	_	8
BCLR Rn, Rd	В	(Rn8 of Rd8) ← 0		2								_	_	_	_	_	_	2
BCLR Rn, @Rd	В	(Rn8 of @Rd16) ← 0			4							_	_	_	_	_	_	8
BCLR Rn, @aa:8	В	(Rn8 of @aa:8) ← 0						4				_	_	_	_	_	_	8
BNOT #xx:3, Rd	В	$(\#xx:3 \text{ of } Rd8) \leftarrow \\ (\#xx:3 \text{ of } Rd8)$		2									_				—	2
BNOT #xx:3, @Rd	В	$(\#xx:3 \text{ of } @Rd16) \leftarrow \\ (\#xx:3 \text{ of } @Rd16)$			4								_				—	8
BNOT #xx:3, @aa:8	В	$(\#xx:3 \text{ of } @aa:8) \leftarrow \\ (\#xx:3 \text{ of } @aa:8)$						4					-				_	8
BNOT Rn, Rd	В	$(\frac{\text{Rn8 of Rd8}}{(\overline{\text{Rn8 of Rd8}})} \leftarrow$		2									-				_	2
BNOT Rn, @Rd	В	(Rn8 of @Rd16) ← (Rn8 of @Rd16)			4							—	-			_	-	8
BNOT Rn, @aa:8	В	$(\frac{\text{Rn8 of @aa:8}}{(\overline{\text{Rn8 of @aa:8}})} \leftarrow$						4					-				—	8

Rev. 7.00 Mar 10, 2005 page 539 of 652 REJ09B0042-0700

			In			res: ion					s)							
	Operand Size		k: 8/16		Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	с	ond	ditio	on (Coc	de	. of States
Mnemonic	g	Operation	:xx#	R	@Rn	0	9	0	0	ð	<u></u>	I	н	Ν	z	v	С	ŝ
BTST #xx:3, Rd	В	$(\overline{\#xx:3} \text{ of } \overline{\text{Rd8}}) \rightarrow Z$		2								—	—		\$	—	—	2
BTST #xx:3, @Rd	В	$(\overline{\#xx:3} \text{ of } \overline{@Rd16}) \rightarrow Z$			4							—	—		\$	—	—	6
BTST #xx:3, @aa:8	В	$(\overline{\#xx:3} \text{ of } \overline{@aa:8}) \rightarrow Z$						4				—	—		\updownarrow		_	6
BTST Rn, Rd	В	$(\overline{\text{Rn8}} \ \overline{\text{of}} \ \overline{\text{Rd8}}) \rightarrow \text{Z}$		2								—	—	—	\updownarrow	—	_	2
BTST Rn, @Rd	В	$(\overline{\text{Rn8}} \ \overline{\text{of}} \ \overline{\text{@Rd16}}) \rightarrow \text{Z}$			4							_	—		\updownarrow		_	6
BTST Rn, @aa:8	В	$(\overline{\text{Rn8}} \ \overline{\text{of}} \ \overline{@aa:8}) \rightarrow Z$						4				—	—		\$		_	6
BLD #xx:3, Rd	В	(#xx:3 of Rd8) \rightarrow C		2													\$	2
BLD #xx:3, @Rd	В	(#xx:3 of @Rd16) \rightarrow C			4												\$	6
BLD #xx:3, @aa:8	В	(#xx:3 of @aa:8) \rightarrow C						4				_	—				\$	6
BILD #xx:3, Rd	В	$(\overline{\#xx:3} \text{ of } \overline{\text{Rd8}}) \rightarrow \text{C}$		2								—	—				\$	2
BILD #xx:3, @Rd	В	$(\overline{\#xx:3} \text{ of } \overline{@Rd16}) \rightarrow C$			4												\$	6
BILD #xx:3, @aa:8	В	$(\overline{\#xx:3} \text{ of } \overline{@aa:8}) \rightarrow C$						4				_	_				\$	6
BST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of } Rd8)$		2								—	—				—	2
BST #xx:3, @Rd	В	$C \rightarrow (\#xx:3 \text{ of } @Rd16)$			4												—	8
BST #xx:3, @aa:8	В	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$						4				_	_				_	8
BIST #xx:3, Rd	в	$\overline{C} \rightarrow (\#xx:3 \text{ of } Rd8)$		2								—	—				—	2
BIST #xx:3, @Rd	В	$\overline{C} \rightarrow (\#xx:3 \text{ of } @Rd16)$			4							_					_	8
BIST #xx:3, @aa:8	В	$\overline{C} \rightarrow (\#xx:3 \text{ of } @aa:8)$						4				_	_				_	8
BAND #xx:3, Rd	В	C∧(#xx:3 of Rd8) → C		2								—	—				\$	2
BAND #xx:3, @Rd	В	C∧(#xx:3 of @Rd16) → C			4							_					\$	6
BAND #xx:3, @aa:8	В	C∧(#xx:3 of @aa:8) → C						4				_					\$	6
BIAND #xx:3, Rd	В	$C \land (\overline{\#xx:3} \ \overline{of} \ \overline{Rd8}) \rightarrow C$		2								_	_	_			\$	2
BIAND #xx:3, @Rd	В	$C_{\wedge}(\overline{\#xx:3}\ \overline{of}\ \overline{@Rd16})\toC$			4							—	—				\$	6
BIAND #xx:3, @aa:8	В	$C \land (\overline{\#xx:3} \ \overline{of} \ \overline{@aa:8}) \to C$						4				_					\$	6
BOR #xx:3, Rd	В	C∨(#xx:3 of Rd8) → C		2								_	_	_			\$	2
BOR #xx:3, @Rd	В	C∨(#xx:3 of @Rd16) → C			4							_					\$	6
BOR #xx:3, @aa:8	В	C∨(#xx:3 of @aa:8) → C						4				_					\$	6
BIOR #xx:3, Rd	в	$C_{\vee}(\overline{\texttt{\#xx:3}} \ \overline{\texttt{of}} \ \overline{\texttt{Rd8}}) \to C$		2								_					\$	2
BIOR #xx:3, @Rd	В	$C_{\vee}(\overline{\#xx:3} \ \overline{of} \ \overline{@Rd16}) \rightarrow C$			4							_	_				\$	6

Rev. 7.00 Mar 10, 2005 page 540 of 652 REJ09B0042-0700

				In					-	ode 1 (b		s)							
	Operand Size		Branching	8/16			@(d:16, Rn)	@-Rn/@Rn+	Ē	Ĺ	@@aa	Implied	с	on	ditie	on (Coc	le	. of States
Mnemonic	do	Operation	Condition	¢#	R	@Rn	0	9	8	0	ø	Ξ	I	н	Ν	z	v	С	No.
BIOR #xx:3, @aa:8	в	C∨(#xx:3 of	$\overline{@aa:8}) \rightarrow C$						4				_	_	—		—	\$	6
BXOR #xx:3, Rd	В	C⊕(#xx:3 o	f Rd8) \rightarrow C		2								_	_	_		_	\$	2
BXOR #xx:3, @Rd	В	C⊕(#xx:3 o	f @Rd16) \rightarrow C			4							—	—	—	—	_	\$	6
BXOR #xx:3, @aa:8	в	C⊕(#xx:3 o	f @aa:8) → C						4				—	_	—	—	_	\$	6
BIXOR #xx:3, Rd	в	C⊕(#xx:3 o	$\overline{f} \overline{Rd8}) \rightarrow C$		2								—	_	—	—	_	\$	2
BIXOR #xx:3, @Rd	в	C⊕(#xx:3 o	$f \ \overline{@Rd16}) \rightarrow C$			4							—	_	—	—	_	\$	6
BIXOR #xx:3, @aa:8	в	C⊕(#xx:3 o	$f \overline{@aa:8}) \rightarrow C$						4				—	_	—	—	_	\$	6
BRA d:8 (BT d:8)	—	$PC \leftarrow PC+c$	d:8							2			—	_	—	—	—	—	4
BRN d:8 (BF d:8)		$PC \leftarrow PC+2$	2							2			—	—	—	—	—	—	4
BHI d:8	_	lf	C ∨ Z = 0							2			_	_	_	—	—	-	4
BLS d:8	_	condition is true	C ∨ Z = 1							2			—	-	—	—	—	-	4
BCC d:8 (BHS d:8)	_	then	C = 0							2			—	-	—	—	—	-	4
BCS d:8 (BLO d:8)	_	PC ←	C = 1							2			—	-	—	—	—	-	4
BNE d:8	_	PC+d:8 else next;	Z = 0							2			—	-	—	—	—	—	4
BEQ d:8	_		Z = 1							2			—	—	—	—	—	—	4
BVC d:8	_		V = 0							2			—	—	—	—	—	—	4
BVS d:8	_		V = 1							2			—	—	—	—	—	—	4
BPL d:8	_		N = 0							2			—	—	—	—	—	—	4
BMI d:8	_		N = 1							2			—	—	—	—	—	—	4
BGE d:8	_		N⊕V = 0							2			—	-	—	—	—	-	4
BLT d:8			N⊕V = 1							2			—	—	—	—	—	—	4
BGT d:8	_		Z ∨ (N⊕V) = 0							2			_	_	_	—	_	—	4
BLE d:8			Z ∨ (N⊕V) = 1							2				_			_	—	4
JMP @Rn		PC ← Rn16	;			2								_			_	—	4
JMP @aa:16		PC ← aa:16	6						4					_			_	_	6
JMP @@aa:8	_	PC ← @aa	:8								2		_	_	_		_	_	8
BSR d:8		$SP-2 \rightarrow SF$ PC $\rightarrow @SP$ PC \leftarrow PC+c	1							2									6

Rev. 7.00 Mar 10, 2005 page 541 of 652 REJ09B0042-0700

			In				sing Ler				s)							
Mnemonic	Operand Size	Onerstion	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@@aa	Implied	С	on	ditio	on (Coc		No. of States
	-	Operation SP-2 \rightarrow SP	#			•		•			-	•	п	IN	2	V		
JSR @Rn		$SP-Z \rightarrow SP$ PC $\rightarrow @SP$ PC $\leftarrow Rn16$			2								_	_	_		_	6
JSR @aa:16		$SP-2 \rightarrow SP$ PC $\rightarrow @SP$ PC \leftarrow aa:16						4										8
JSR @@aa:8		$SP-2 \rightarrow SP$ PC $\rightarrow @SP$ PC $\leftarrow @aa:8$								2								8
RTS	_	$\begin{array}{c} PC \leftarrow @SP \\ SP+2 \rightarrow SP \end{array}$									2	_				—		8
RTE		$CCR \leftarrow @SP$ SP+2 \rightarrow SP PC $\leftarrow @SP$ SP+2 \rightarrow SP									2	\$	\$	\$	\$	\$	\$	10
SLEEP	_	Transit to sleep mode.									2	_		_	_	_	_	2
LDC #xx:8, CCR	В	#xx:8 → CCR	2									\$	\$	\$	\$	\$	\$	2
LDC Rs, CCR	В	$Rs8 \rightarrow CCR$		2								\$	\$	\$	\$	\$	\$	2
STC CCR, Rd	В	$CCR \rightarrow Rd8$		2								_		_	_	—	—	2
ANDC #xx:8, CCR	В	$CCR \land \#xx: 8 \rightarrow CCR$	2									\$	\$	\$	\$	\$	\$	2
ORC #xx:8, CCR	В	$CCR \lor \#xx:8 \rightarrow CCR$	2									\$	\$	\$	\$	\$	\$	2
XORC #xx:8, CCR	В	$CCR \oplus \#xx:8 \rightarrow CCR$	2									\$	\$	\$	\$	\$	\$	2
NOP		$PC \leftarrow PC+2$									2	—		—				2
EEPMOV		if R4L \neq 0 Repeat @R5 \rightarrow @R6 R5+1 \rightarrow R5 R6+1 \rightarrow R6 R4L-1 \rightarrow R4L Until R4L=0 else next;									4							(4)

Notes: (1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.

(2) If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to 0.

(3) Set to 1 if decimal adjustment produces a carry; otherwise retains value prior to arithmetic operation.

 (4) The number of states required for execution is 4n + 9 (n = value of R4L). 4n + 8 for HD64F38024, H8/38024S Group, and H8/38124 Group.

(5) Set to 1 if the divisor is negative; otherwise cleared to 0.

(6) Set to 1 if the divisor is zero; otherwise cleared to 0.

Rev. 7.00 Mar 10, 2005 page 542 of 652 REJ09B0042-0700

A.2 Operation Code Map

Table A.2 is an operation code map. It shows the operation codes contained in the first byte of the instruction code (bits 15 to 8 of the first instruction word).

Instruction when first bit of byte 2 (bit 7 of first instruction word) is 0. Instruction when first bit of byte 2 (bit 7 of first instruction word) is 1.

> Rev. 7.00 Mar 10, 2005 page 543 of 652 REJ09B0042-0700

Table A.2 Operation Code Map

С	MOV ADDX	CMP SUBX			BGE BLT BGT		*	Bit-manipulation instructions								
В	ADDS	SUBS			BMI		MOV*	EEPMOV								
А	INC	DEC			BPL	AML										
6	ADD	SUB			BVS			MOV								
8	AL			MOV	BVC				ADD	ADDX	CMP	SUBX	OR	XOR	AND	MOV
7	LDC	NOT		W	BEQ		BST BIST	BLD	AC	AD	C	SU	0	X	A	W
6	ANDC	AND			BNE	RTE		BAND BIAND								
5	XORC	XOR			BCS	BSR		BXOR BIXOR								
4	ORC	N			BCC	RTS		BOR BIOR								
з	LDC	ROTXR			BLS			BISI								
2	STC	ROTL			IHB			BCLR								
1	SLEEP	SHLR F			BRN	סועצעו		BNOI								
0	NOP	SHLL			BRA	MULXU		BSEI								
High	0	-	0	en	4	ى ب	g	7	8	6	A	а	U	۵	ш	ш

Rev. 7.00 Mar 10, 2005 page 544 of 652 REJ09B0042-0700

A.3 Number of Execution States

The tables here can be used to calculate the number of states required for instruction execution. Table A.4 indicates the number of states required for each cycle (instruction fetch, read/write, etc.), and table A.3 indicates the number of cycles of each type occurring in each instruction. The total number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states = $I \bullet S_I + J \bullet S_J + K \bullet S_K + L \bullet S_L + M \bullet S_M + N \bullet S_N$

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.

BSET #0, @FF00 From table A.4: I = L = 2, J = K = M = N = 0From table A.3: $S_I = 2$, $S_L = 2$ Number of states required for execution = $2 \cdot 2 + 2 \cdot 2 = 8$ When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.

 $\begin{array}{l} JSR @@~30\\ From table A.4:\\ I=2, \quad J=K=1, \quad L=M=N=0\\ From table A.3:\\ S_I=S_J=S_K=2\\ Number of states required for execution = 2 \cdot 2 + 1 \cdot 2 + 1 \cdot 2 = 8 \end{array}$

Table A.3 Number of Cycles in Each Instruction

Execution Status			Access Location
(instruction cycle)		On-Chip Memory	On-Chip Peripheral Module
Instruction fetch	Sı	2	
Branch address read	SJ		
Stack operation	Sκ		
Byte data access	SL		2 or 3*
Word data access	SM		
Internal operation	S _N	1	

Note: * Depends on which on-chip module is accessed. See section 2.9.1, Notes on Data Access for details.

Rev. 7.00 Mar 10, 2005 page 545 of 652 REJ09B0042-0700

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
ADD	ADD.B #xx:8, Rd	1	•		-		
ADD	ADD.B Rs, Rd	1					
	ADD.W Rs, Rd	1					
ADDS	ADDS.W #1, Rd	1					
ADDO	ADDS.W #1, Rd	1					
ADDX	ADDX.B #xx:8, Rd	1					
NUUN	ADDX.B Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
AND	AND.B Rs, Rd	1					
ANDC	ANDC #xx:8, CCR	1					
BAND		1					
DAND	BAND #xx:3, Rd				4		
	BAND #xx:3, @Rd	2			1		
Dee	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @Rd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @Rd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @Rd	2			1		
	BIAND #xx:3, @aa:8	2			1		

Table A.4 Number of Cycles in Each Instruction

Rev. 7.00 Mar 10, 2005 page 546 of 652 REJ09B0042-0700

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @Rd	2			1		
	BILD #xx:3, @aa:8	2			1		
BIOR	BIOR #xx:3, Rd	1					
	BIOR #xx:3, @Rd	2			1		
	BIOR #xx:3, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @Rd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @Rd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @Rd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @Rd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @Rd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @Rd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @Rd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @Rd	2			2		
	BSET Rn, @aa:8	2			2		
BSR	BSR d:8	2		1			
BST	BST #xx:3, Rd	1					
	BST #xx:3, @Rd	2			2		
	BST #xx:3, @aa:8	2			2		
BTST	BTST #xx:3, Rd	1					
	BTST #xx:3, @Rd	2			1		
	BTST #xx:3, @aa:8	2			1		
	BTST Rn, Rd	1					
	BTST Rn, @Rd	2			1		

Rev. 7.00 Mar 10, 2005 page 547 of 652 REJ09B0042-0700

Appendix A CPU Instruction Set

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BTST	BTST Rn, @aa:8	2			1		
BXOR	BXOR #xx:3, Rd	1					
	BXOR #xx:3, @Rd	2			1		
	BXOR #xx:3, @aa:8	2			1		
CMP	CMP. B #xx:8, Rd	1					
	CMP. B Rs, Rd	1					
	CMP.W Rs, Rd	1					
DAA	DAA.B Rd	1					
DAS	DAS.B Rd	1					
DEC	DEC.B Rd	1					
DIVXU	DIVXU.B Rs, Rd	1					12
EEPMOV	EEPMOV	2			2n+2*		1*
INC	INC.B Rd	1					
JMP	JMP @Rn	2					
	JMP @aa:16	2					2
	JMP @@aa:8	2	1				2
JSR	JSR @Rn	2		1			
	JSR @aa:16	2		1			2
	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @Rs, Rd	1			1		
	MOV.B @(d:16, Rs), Rd	2			1		
	MOV.B @Rs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B Rs, @Rd	1			1		
	MOV.B Rs, @(d:16, Rd)	2			1		
	MOV.B Rs, @-Rd	1			1		2
	MOV.B Rs, @aa:8	1			1		
	MOV.B Rs, @aa:16	2			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @Rs, Rd	1				1	
	MOV.W @(d:16, Rs), Rd	2				1	
	MOV.W @Rs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	

Note: * n: Initial value in R4L. The source and destination operands are accessed n + 1 times each. Internal operation N is 0 for HD64F38024, HD64F38024F, H8/38024S Group and H8/38124 Group.

Rev. 7.00 Mar 10, 2005 page 548 of 652 REJ09B0042-0700

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
MOV	MOV.W Rs, @Rd	1				1	
	MOV.W Rs, @(d:16, Rd)	2				1	
	MOV.W Rs, @-Rd	1				1	2
	MOV.W Rs, @aa:16	2				1	
MULXU	MULXU.B Rs, Rd	1					12
NEG	NEG.B Rd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
ORC	ORC #xx:8, CCR	1					
ROTL	ROTL.B Rd	1					
ROTR	ROTR.B Rd	1					
ROTXL	ROTXL.B Rd	1					
ROTXR	ROTXR.B Rd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2
SHAL	SHAL.B Rd	1					
SHAR	SHAR.B Rd	1					
SHLL	SHLL.B Rd	1					
SHLR	SHLR.B Rd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
SUB	SUB.B Rs, Rd	1					
	SUB.W Rs, Rd	1					
SUBS	SUBS.W #1, Rd	1					
	SUBS.W #2, Rd	1					
POP	POP Rd	1		1			2
PUSH	PUSH Rs	1		1			2
SUBX	SUBX.B #xx:8, Rd	1					
	SUBX.B Rs, Rd	1					
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					

Rev. 7.00 Mar 10, 2005 page 549 of 652 REJ09B0042-0700

RENESAS

1

XORC #xx:8, CCR

XORC

Appendix B Internal I/O Registers

B.1 Addresses

Upper Address: H'F0

Lower	Register	Bit Names								
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'20	FLMCR1	_	SWE	ESU	PSU	EV	PV	Е	Р	ROM
H'21	FLMCR2	FLER	_	_	_	_	_	_	_	
H'22	FLPWCR	PDWND	_	_	_	_	_	_	_	
H'23	EBR	_	_	_	EB4	EB3	EB2	EB1	EB0	
H'24										
H'25										
H'26										
H'27										
H'28										
H'29										
H'2A										
H'2B	FENR	FLSHE	_	_	_	_	_	_	_	
H'2C										
H'2D										
H'2E										
H'2F										

Rev. 7.00 Mar 10, 2005 page 550 of 652 REJ09B0042-0700

Upper	Address:	H'FF
-------	----------	------

Lower	Register				Bit N	lames				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'80										
H'81										
H'82										
H'83										
H'84										
H'85										
H'86	LVDCR	LVDE	_	VINTDSEL	VINTUSEL	LVDSL	LVDRE	LVDDE	LVDUE	Low-voltage
H'87	LVDSR	OVF	_	_	_	VREFSEL	_	LVDDF	LVDUF	detect circuit*
H'88										
H'89										
H'8A										
H'8B										
H'8C	ECPWCRH	ECPWCRH7	ECPWCRH6	ECPWCRH5	ECPWCRH4	ECPWCRH3	ECPWCRH2	ECPWCRH1	ECPWCRH0	Asynchronous
H'8D	ECPWCRL	ECPWCRL7	ECPWCRL6	ECPWCRL5	ECPWCRL4	ECPWCRL3	ECPWCRL2	ECPWCRL1	ECPWCRL0	event counter
H'8E	ECPWDRH	ECPWDRH7	ECPWDRH6	ECPWDRH5	ECPWDRH4	ECPWDRH3	ECPWDRH2	ECPWDRH1	ECPWDRH0	
H'8F	ECPWDRL	ECPWDRL7	ECPWDRL6	ECPWDRL5	ECPWDRL4	ECPWDRL3	ECPWDRL2	ECPWDRL1	ECPWDRL0	
H'90	WEGR	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0	System control
H'91	SPCR	_	_	SPC32	_	SCINV3	SCINV2	_	_	SCI3
H'92	AEGSR	AHEGS1	AHEGS0	ALEGS1	ALEGS0	AIEGS1	AIEGS0	ECPWME	_	Asynchronous
H'93										event counter
H'94	ECCR	ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0	_	
H'95	ECCSR	OVH	OVL	_	CH2	CUEH	CUEL	CRCH	CRCL	
H'96	ECH	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0	
H'97	ECL	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0	
H'98										
H'99										
H'9A										
H'9B										
H'9C										
H'9D										
H'9E										
H'9F										-

Rev. 7.00 Mar 10, 2005 page 551 of 652 REJ09B0042-0700

Appendix B Internal I/O Registers

Upper Address: H'FF

Lower	Register				Bit Names									
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name				
H'A0										_				
H'A1										_				
H'A2										_				
H'A3										_				
H'A4										_				
H'A5										_				
H'A6										_				
H'A7														
H'A8	SMR	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	SCI3				
H'A9	BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	_				
H'AA	SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	-				
H'AB	TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	-				
H'AC	SSR	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	-				
H"AD	RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	-				
H'AE										-				
H'AF										-				
H'B0	TMA	_	_	_	_	TMA3	TMA2	TMA1	TMA0	Timer A				
H'B1	TCA	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0	-				
H'B2	TCSRW	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	BOWI	WRST	Watchdog				
H'B3	TCW	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCW0	timer				
H'B4	TMC	TMC7	TMC6	TMC5	-	-	TMC2	TMC1	TMC0	Timer C				
H'B5	TCC/TLC	TCC7/TLC7	TCC6/TLC6	TCC5/TLC5	TCC4/TLC4	TCC3/TLC3	TCC2/TLC2	TCC1/TLC1	TCC0/TLC0	-				
H'B6	TCRF	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0	Timer F				
H'B7	TCSRF	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL	-				
H'B8	TCFH	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0	-				
H'B9	TCFL	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0	-				
H'BA	OCRFH	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0	=				
H'BB	OCRFL	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0	-				
H'BC	TMG	OVFH	OVFL	OVIE	IIEGS	CCLR1	CCLR0	CKS1	CKS0	Timer G				
H'BD	ICRGF	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0	-				
H'BE	ICRGR	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0	-				
H'BF														

Rev. 7.00 Mar 10, 2005 page 552 of 652 REJ09B0042-0700

Lower RegisterBit Names										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'C0	LPCR	DTS1	DTS0	CMX	_	SGS3	SGS2	SGS1	SGS0	LCD controller/
H'C1	LCR	_	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0	driver
H'C2	LCR2	LCDAB	_	_	_	CDS3*	CDS2*	CDS1*	CDS0*	-
H'C3	LVDCNT	CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0	Low-voltage detect circuit*
H'C4	ADRRH	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	A/D converter
H'C5	ADRRL	ADR1	ADR0	_	_	_	_	_	_	-
H'C6	AMR	CKS	TRGE	_	_	CH3	CH2	CH1	CH0	_
H'C7	ADSR	ADSF	_	_	_	_	_	_	_	-
H'C8	PMR1	IRQ3	_	_	IRQ4	TMIG	_	_	_	I/O port
H'C9	PMR2	_	_	POF1	_	_	WDCKS	NCS	IRQ0	_
H'CA	PMR3	AEVL	AEVH	_	_	_	TMOFH	TMOFL	UD	_
H'CB										
H'CC	PMR5	WKP7	WKP6	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0	_
H'CD	PWCR2	_	_	_	_	_	PWCR22*	PWCR21	PWCR20	10 bit PWM2
H'CE	PWDRU2	_	_	_	_	_	_	PWDRU21	PWDRU20	
H'CF	PWDRL2	PWDRL27	PWDRL26	PWDRL25	PWDRL24	PWDRL23	PWDRL22	PWDRL21	PWDRL20	_
H'D0	PWCR1	_	_	_	_	_	PWCR12*	PWCR11	PWCR10	10 bit PWM1
H'D1	PWDRU1	_	_	_	_	_	_	PWDRU11	PWDRU10	_
H'D2	PWDRL1	PWDRL17	PWDRL16	PWDRL15	PWDRL14	PWDRL13	PWDRL12	PWDRL11	PWDRL10	_
H'D3										
H'D4	PDR1	P17	P16	_	P14	P13	_	_	_	I/O port
H'D5										_
H'D6	PDR3	P37	P36	P35	P34	P33	P32	P31	P30	-
H'D7	PDR4	_	_	_	_	P43	P42	P41	P40	_
H'D8	PDR5	P57	P56	P55	P54	P53	P52	P51	P50	_
H'D9	PDR6	P67	P66	P65	P64	P63	P62	P61	P60	_
H'DA	PDR7	P77	P76	P75	P74	P73	P72	P71	P70	_
H'DB	PDR8	P87	P86	P85	P84	P83	P82	P81	P80	
H'DC	PDR9	_	_	P95	P94	P93	P92	P91	P90	
H'DD	PDRA	_	_	_	_	PA3	PA2	PA1	PA0	_
H'DE	PDRB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
H'DF										-

Rev. 7.00 Mar 10, 2005 page 553 of 652 REJ09B0042-0700

RENESAS

Upper Address: H'FF

Appendix B Internal I/O Registers


Upper Address: H'FF

Lower	Register	Bit Names									
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	
H'E0	PUCR1	PUCR17	PUCR16		PUCR14	PUCR13		_		I/O port	
H'E1	PUCR3	PUCR37	PUCR36	PUCR35	PUCR34	PUCR33	PUCR32	PUCR31	PUCR30	_	
H'E2	PUCR5	PUCR57	PUCR56	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50	_	
H'E3	PUCR6	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR62	PUCR61	PUCR60	_	
H'E4	PCR1	PCR17	PCR16	_	PCR14	PCR13	_	_	_	_	
H'E5											
H'E6	PCR3	PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	PCR30	_	
H'E7	PCR4	_	_	_	_	_	PCR42	PCR41	PCR40	_	
H'E8	PCR5	PCR57	PCR56	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50	_	
H'E9	PCR6	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60	_	
H'EA	PCR7	PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	PCR71	PCR70	_	
H'EB	PCR8	PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80	_	
H'EC	PMR9	_	_	_	_	PIOFF	_	PWM2	PWM1	_	
H'ED	PCRA	_	_	_	_	PCRA3	PCRA2	PCRA1	PCRA0	_	
H'EE	PMRB	_	_	_	_	IRQ1	_	_	_		
H'EF											
H'F0	SYSCR1	SSBY	STS2	STS1	STS0	LSON	_	MA1	MA0	System contro	
H'F1	SYSCR2	_	_	_	NESEL	DTON	MSON	SA1	SA0	_	
H'F2	IEGR	_	_	_	IEG4	IEG3	_	IEG1	IEG0		
H'F3	IENR1	IENTA	_	IENWP	IEN4	IEN3	IENEC2	IEN1	IEN0		
H'F4	IENR2	IENDT	IENAD	_	IENTG	IENTFH	IENTFL	IENTC	IENEC		
H'F5	OSCCR*	SUBSTP	_	_	_	_	IRQAECF	OSCF	_		
H'F6	IRR1	IRRTA	_	_	IRRI4	IRRI3	IRREC2	IRRI1	IRRI0		
H'F7	IRR2	IRRDT	IRRAD	_	IRRTG	IRRTFH	IRRTFL	IRRTC	IRREC		
H'F8	TMW*	_	_	_	_	CKS3	CKS2	CKS1	CKS0	Watchdog timer	
H'F9	IWPR	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0	System contro	
H'FA	CKSTPR1	_	_	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP	_	
l'FB	CKSTPR2	_	_	_	PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP	_	
H'FC											
H'FD											
H'FE										_	
H'FF										_	


Note: * H8/38124 only

Rev. 7.00 Mar 10, 2005 page 554 of 652 REJ09B0042-0700

B.2 Functions



Rev. 7.00 Mar 10, 2005 page 555 of 652 REJ09B0042-0700



Rev. 7.00 Mar 10, 2005 page 556 of 652 REJ09B0042-0700

FLMCR2—Fla	sh Memor	ry Contro	l Register	: 2	H'I	5021	Fla	ash Memory	,
Bit	7	6	5	4	3	2	1	0	
	FLER	_	_						
Initial value	0	0	0	0	0	0	0	0	
Read/Write		_	_	_	_	_	_	_	
	Flash m	emory err	or						

Note:	A write to	FLMCR2 is	prohibited.
-------	------------	-----------	-------------

LPWCR—Fl	ash Memor	y Power	Control F	Register	H'I	F 022	Fla	sh Memory
Bit	7	6	5	4	3	2	1	0
	PDWND					—	_	
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W						_	
		lown Dis		its to sub-	active mo	de		
				its to sub-a ges to low-				
				its to sub-a ges to nori				

Rev. 7.00 Mar 10, 2005 page 557 of 652 REJ09B0042-0700


EBR—Erase B	lock Reg	ister			H'	F023	Fl	ash Mem	ory
Bit	7	6	5	4	3	2	1	0	_
	—	—	_	EB4	EB3	EB2	EB1	EB0	
Initial value	0	0	0	0	0	0	0	0	_
Read/Write	_	—		R/W	R/W	R/W	R/W	R/W	
			Blocks 4 t	to 0					
			0 When	a block of	EB4 to El	B0 is not s	elected (ir	nitial value	e)
			1 When	a block of	EB4 to El	B0 is selee	cted		

Note: Set the bit of EBR to H'00 when erasing.

FENR—Flash	Memory E	nable Re	gister		H'I	F02B	Fla	ash Memory
Bit	7	6	5	4	3	2	1	0
	FLSHE	_	_		_		_	_
Initial value	0	0	0	0	0	0	0	0
Read/Write		_		_			_	
	Flash N	lemory C	ontrol Re	gister En	able			
	0 The	e flash me	emory cont	rol registe	er cannot b	e accesse	ed	
	1 The	e flash me	emory cont	trol registe	er can be a	accessed		


Rev. 7.00 Mar 10, 2005 page 558 of 652 REJ09B0042-0700

LVDCR—Low-Voltage Detection Control RegisterH'86LVDCNote: This register is implemented on the H8/38124 Group only.LVDC



Note: * These bits are not initialized by resets trigged by LVDR. They are initialized by power-on resets and watchdog timer resets.

Rev. 7.00 Mar 10, 2005 page 559 of 652 REJ09B0042-0700



Note: * These bits initialized by resets trigged by LVDR.

Rev. 7.00 Mar 10, 2005 page 560 of 652 REJ09B0042-0700


ECPWCRH—F	Event Cou	nter PW	M Compa	re Regist	er H H'	8C		Α	EC
Bit	7	6	5	4	3	2	1	0	
	ECPWCRH7	ECPWCRH6	ECPWCRH5	ECPWCRH4	ECPWCRH3	ECPWCRH2	ECPWCRH1	ECPWCRH0	
Initial value	1	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		Sets ev	vent count	er PWM w	aveform o	conversior	n period		
ECPWCRL—E	Event Cou	nter PWI	M Compa	re Regist	er L H'	8D		A	E
Bit	7	6	5	4	3	2	1	0	
	ECPWCRL7	ECPWCRL6	ECPWCRL5	ECPWCRL4	ECPWCRL3	ECPWCRL2	ECPWCRL1	ECPWCRL0	
Initial value	1	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
CPWDRH—F	Event Cou		vent count					A	E
Bit	7	6	5	4	3	2	1	0	
	ECPWDRH7	ECPWDRH6	ECPWDRH5	ECPWDRH4	ECPWDRH3	ECPWDRH2	ECPWDRH1	ECPWDRH0	
Initial value	0	0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	W	
		Control	s event co	unter PW	M wavefor	m genera	tor data		
ECPWDRL—E	Event Cou				M wavefor		tor data	A	E
E CPWDRL— E Bit	Cvent Cou 7						tor data	A 0	E
		nter PWI	M Data R	egister L	H'5 3	8F			E
	7	nter PWN 6	M Data R	egister L 4	H'3 3	8F 2	1	0	E
	7 ECPWDRL7	nter PWN 6 ECPWDRL6	M Data R 5 ECPWDRL5	egister L 4 ECPWDRL4	H'3 3 ECPWDRL3	BF 2 ECPWDRL2	1 ECPWDRL1	O ECPWDRL0	E (

Rev. 7.00 Mar 10, 2005 page 561 of 652 REJ09B0042-0700


WEGR—Wa	WEGR—Wakeup Edge Select Register					['90	System Control		
Bit	7	6	5	4	3	2	1	0	
	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		WK	Pn Edge Se	lected					
		0	WKPn pin	falling edge	detected				
		1	WKPn pin	rising edge	detected				
						(n = 7 to	0)		

Appendix B Internal I/O Registers

Rev. 7.00 Mar 10, 2005 page 562 of 652 REJ09B0042-0700



Rev. 7.00 Mar 10, 2005 page 563 of 652 REJ09B0042-0700



AEC Edge Select H

Bit 7	Bit 6	Description
AHEGS1	AHEGS0	Description
0	0	Falling edge on AEVH pin is sensed
0	1	Rising edge on AEVH pin is sensed
1	0	Both edges on AEVH pin are sensed
1	1	Use prohibited

Rev. 7.00 Mar 10, 2005 page 564 of 652 REJ09B0042-0700

EC	CCR—Eve	nt C	Counter (Control R	egister		H	94			AEC
	Bit		7	6	5	4	3	2	1	0	
			ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0		
	Initial valu	e _	0	0	0	0	0	0	0	0	
	Read/Writ	e	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Event (Counter P	WM Close	k Salact				
				Bit 3	Bit 2	Bit 1					
					PWCK1	PWCK0	-	Descrip	tion		
				0	0	0	φ/2				
				0	0	1	φ/4				
				0	1	0	φ/8				
				0	1	1	φ/16				
				1	*	0	ф/32				
				1	*	1	φ/64				
			AEC C	lock Selec	:t L				*: Don't	care	
			Bit 5	Bit 4			operintia				
			ACKL1	ACKL0	1	De	escription				
			0	0		in input					
			0	1	φ/2						
			1	0	φ/4						
			1	1	φ/8						
	AEC	Clo	ock Selec	et H							
	Bit		Bit 6		Do	scription					
	ACK	H1	ACKH0			scription					
	0		0	AEVH p	in input						
				φ/2							

Rev. 7.00 Mar 10, 2005 page 565 of 652 REJ09B0042-0700

RENESAS

1


1

0

1

φ/4

φ/8



Rev. 7.00 Mar 10, 2005 page 566 of 652 REJ09B0042-0700


ECH—Event	Counter 1	H				AEC			
Bit	7	6	5	4	3	2	1	0	
	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R	R	R	R	R	R	R	R	
				Count	value				

Note: ECH and ECL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (EC).

ECL—Event	Counter 1	L			Н	AEC			
Bit	7	6	5	4	3	2	1	0	_
	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0]
Initial value	0	0	0	0	0	0	0	0	_
Read/Write	R	R	R	R	R	R	R	R	
				Count	value				

Note: ECH and ECL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (EC).

Rev. 7.00 Mar 10, 2005 page 567 of 652 REJ09B0042-0700



Rev. 7.00 Mar 10, 2005 page 568 of 652 REJ09B0042-0700



Appendix B	Internal I/O Registers
------------	------------------------

BRR—Bit Ra	te Registe	er			H'A9				
Bit	7	6	5	4	3	2	1	0	_
	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	
Initial value	1	1	1	1	1	1	1	1	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Serial transmit/receive bit rate

Rev. 7.00 Mar 10, 2005 page 569 of 652 REJ09B0042-0700

CR3—Seri	al Control	Registe	r 3		H'AA					
it	7	6	5	4	3	2	1	0		
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0		
itial value	0	0	0	0	0	0	0	0		
ead/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Clock E	nable								
	Bit 1	Bit 0			Description					
	CKE1		ommunication I		Clock Source		Pin Function	1		
	0		synchronous		Internal clock Internal clock	I/O po Serial	rt clock output			
	0		synchronous		Internal clock		output			
		S	ynchronous		Reserved (Do I	not specify th	is combinatio	on)		
	1		synchronous		External clock	Clock				
	1		ynchronous		External clock		clock input	(n)		
			ynchronous		Reserved (Do r Reserved (Do r					
			Jileineneue			iot op oonly a		,,,,		
	Transmit E	nd Interrup	t Enable							
		mit end inte	errupt request (TEI) disable	d					
	1 Trans	mit end inte	errupt request (TEI) enable	d					
	lultiprocesso	r Interrupt	Enable							
	[Clearing	condition]			al receive oper sor bit is set to					
	1 Multiproce The recei RDRF, FI	essor interr ve interrupt ER, and OE	upt request ena request (RXI),	abled receive erre serial status	or interrupt requ register (SSR)	uest (ERI), a				
		10003301 0		civeu.						
	Receive oper	ration disab	led (RXD ₃₂ pin	is I/O port)]				
1			led (RXD ₃₂ pin		ata pin)					
Transmi					. ,	I				
		on disabled	(TXD ₃₂ pin is I/	O port)						
			(TXD ₃₂ pin is tr		pin)					
			- 32 p		r 17					
	errupt Enable		est (RXI) and re		interrupt reque	st (FRI) disa	bled			
			. ,			. ,				
1 Receiv		riupi reque	יא (האו) מחמ ופ	ceive error	interrupt reque	si (ERI) ena	ueu			
	•	errupt requ	est (TXI) disabl	ed						

Rev. 7.00 Mar 10, 2005 page 570 of 652 REJ09B0042-0700



Appendix B	Internal I/O Registers
------------	------------------------

TDR—Transmit Data Register					H'AB S				
Bit	7	6	5	4	3	2	1	0	_
	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	
Initial value	1	1	1	1	1	1	1	1	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Data for transfer to TSR

Rev. 7.00 Mar 10, 2005 page 571 of 652 REJ09B0042-0700

SR—Serial Status I	legister			H'AC						
it7	6	5	4	3	2	1	0			
TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT			
itial value 1	0	0	0	0	1	0	0			
ead/Write R/(W)	* R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W			
0 1 Multiproc	A 0 multiprocess A 1 multiprocess A 1 multiprocess A 1 multiprocess assor Bit Receive a in which the mu	or bit is transm or bit is transm ə	itted	eceived						
	a in which the mu	ltiprocessor bit	is 1 has been r	eceived						
0 Trans [Clear	[Clearing conditions] · After reading TDRE = 1, cleared by writing 0 to TDRE · When data is written to TDR by an instruction									
	g conditions]		n serial control r E is set to 1 wh							
[Clearing 1 A parity e	in progress or co condition] After re	ading PER = 1	, cleared by wri n	-						
	ondition] When th designat		y mode bit (PM)				ſy			
	rogress or comple lition] After readir		ared by writing	0 to FER						
1 A framing erro	r has occurred du ion] When the st	ring reception	d of the receive		d for a value of	1 at completion	ı of			
Overrun Error										
0 Reception in prog [Clearing condition			d by writing 0 to	OER						
1 An overrun error [Setting condition			is completed wi	th RDRF set to	1					
Receive Data Register Full					I					
0 There is no receive d [Clearing conditions]				RDRF						
1 There is receive data [Setting condition] W		s normally and	receive data is	transferred from	n RSR to RDR					
Transmit Data Register Empty 0 Transmit data written in T [Clearing conditions] · A · W		= 1, cleared by	y writing 0 to TE	RE						
1 Transmit data has not be [Setting conditions] · W		al control regist	er3 (SCR3) is a		sferred to TSR					

Note: * Only a write of 0 for flag clearing is possible.

Rev. 7.00 Mar 10, 2005 page 572 of 652 REJ09B0042-0700



RDR—Receiv		SCI3									
Bit	7	6	5	4	3	2	1	0			
	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0			
Initial value	0	0	0	0	0	0	0	0	I		
Read/Write	R	R	R	R	R	R	R	R			
	Serial receiving data are stored										
TMA—Timer	r Mode R	egister A			Н	['B0		Tim	er A		
Bit	7	6	5	4	3	2	1	0			
		_			TMA3	TMA2	TMA1	TMA0]		

Initial value		_		1	0	0	0	0
Read/Write	W	W	W		R/W	R/W	R/W	R/W
	I	nternal C	ock Selec	ct				

interna						
ТМАЗ	TMA2	TMA1	TMA0		er and Divider Ratio low Period	Function
0	0	0	0	PSS	φ/8192	Interval
			1	PSS	φ/4096	timer
		1	0	PSS	φ/2048	
			1	PSS	φ/512	
	1	0	0	PSS	ф/256	
			1	PSS	φ /128	
		1	0	PSS	φ/32	
			1	PSS	φ/8	
1	0	0	0	PSW	1 s	Clock time
			1	PSW	0.5 s	base (when
		1	0	PSW	0.25 s	
			1	PSW	0.03125 s	32.768 kHz)
	1	0	0	PSW an	d TCA are reset	
			1			
		1	0			
			1			


Rev. 7.00 Mar 10, 2005 page 573 of 652 REJ09B0042-0700

Appendix B	Internal I/O Registers
------------	------------------------


TCA—Timer Counter A						H'B1			
Bit	7	6	5	4	3	2	1	0	_
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	

Count value

Rev. 7.00 Mar 10, 2005 page 574 of 652 REJ09B0042-0700



Rev. 7.00 Mar 10, 2005 page 575 of 652 REJ09B0042-0700



Rev. 7.00 Mar 10, 2005 page 576 of 652 REJ09B0042-0700


TCC—Timer C	H'B5 Time					· C			
Bit	7	6	5	4	3	2	1	0	_
	TCC7	TCC6	TCC5	TCC4	TCC3	TCC2	TCC1	TCC0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	
				Count	value				

Note: TCC is allocated to the same address as TLC. In a read, the TCC value is returned.

TLC—Timer Load Register C					H'B5			
Bit	7	6	5	4	3	2	1	0
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1	TLC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Note: TLC is allocated to the same address as TCC. In a write, the value is written to TLC.

Rev. 7.00 Mar 10, 2005 page 577 of 652 REJ09B0042-0700



Rev. 7.00 Mar 10, 2005 page 578 of 652 REJ09B0042-0700

TCSRF—Ti	mer Contro	ol/Status 1	Register 1	F	Н	'B7		Tim	er F
Bit	7	6	2	1	0				
	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/(W)*	R/(W)* Counter Cl Clearing cond Clearing cond Set when th Counter CFL Clearing condition Set when TCFL Clearing condition: CMFH = 1, cle Counter Clearing condition: CMFH = 1, cl	R/W	R/W ompare match is bible L request is disat request is enable eared by writing matches the OC ad by writing 0 to n H'FF to H'00 bare match is dis pare match is dis pare match is dis pare match is enable abled bibled	R/(W)* R/(W)* s disabled ded ded ded ded ded ed o to CMFL RFL value o OVFL sabled sabled		0 	0 	
		ition: TCFH value n	natches the OC	RFH value					
Timer	Overflow Flag H								
	After reading OV		d by writing 0 t	o OVFH					
1	Setting condition Set when TCFH		n H'FF to H'00						
Note: *	^a Bits 7, 6, 3, and	2 can only be v	written with 0, f	or flag clearing.					

Rev. 7.00 Mar 10, 2005 page 579 of 652 REJ09B0042-0700

TCFH—8-Bit		H'B8				er F			
Bit	7	6	5	4	3	2	1	0	
	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Count	t value				

Note: TCFH and TCFL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (TCF).

TCFL—8-Bit	Timer C	ounter FI	4		H		Timer F		
Bit	7	6	5	4	3	2	1	0	_
	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Coun	t value				

Note: TCFH and TCFL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (TCF).

OCRFH—O		H		Timer F					
Bit	7	6	5	4	3	2	1	0	
	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	


Note: OCRFH and OCRFL can also be used as the upper and lower halves, respectively, of a 16-bit output compare register (OCRF).

Rev. 7.00 Mar 10, 2005 page 580 of 652 REJ09B0042-0700

OCRFL—Ou	tput Com	pare Reg	ister FL		Н		Tim	er F	
Bit	7	6	5	4	3	2	1	0	
	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: OCRFH and OCRFL can also be used as the upper and lower halves, respectively, of a 16-bit output compare register (OCRF).

Rev. 7.00 Mar 10, 2005 page 581 of 652 REJ09B0042-0700



Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

Rev. 7.00 Mar 10, 2005 page 582 of 652 REJ09B0042-0700



ICRGF—Input	Capture	Register (GF		H'H	Timer	G		
Bit	7	6	5	4	3	2	1	0	
	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	

Stores TCG value at falling edge of input capture signal

ICRGR—Inpu	ICRGR—Input Capture Register GR						H'BE			
Bit	7	6	5	4	3	2	1	0		
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R	R	R	R	R	R	R	R		

Stores TCG value at rising edge of input capture signal

Rev. 7.00 Mar 10, 2005 page 583 of 652 REJ09B0042-0700

LPCR—LCD Port Control Register

H'C0 LCD Controller/Driver


Bit	7	6	5	4	3	2	1	0
	DTS1	DTS0	CMX		SGS3	SGS2	SGS1	SGS0
Initial value	0	0	0		0	0	0	0
Read/Write	R/W	R/W	R/W	W	R/W	R/W	R/W	R/W

Bit 3	Bit 2	Bit 1	Bit 0		Funct	ion of Pin	s SEG ₃₂ t	o SEG ₁				
SGS3	SGS2	SGS1	SGS0	SEG ₃₂ to SEG ₂₉	SEG ₂₈ to SEG ₂₅	SEG ₂₄ to SEG ₂₁	SEG ₂₀ to SEG ₁₇	SEG ₁₆ to SEG ₁₃	SEG ₁₂ to SEG ₉	SEG ₈ to SEG ₅	SEG ₄ to SEG ₁	Note
0	0	0	0	Port	Port	Port	Port	Port	Port	Port	Port	(Initial value)
			1	Port	Port	Port	Port	Port	Port	Port	SEG	
		1	0	Port	Port	Port	Port	Port	Port	SEG	SEG	
			1	Port	Port	Port	Port	Port	SEG	SEG	SEG	
	1	0	0	Port	Port	Port	Port	SEG	SEG	SEG	SEG	
			1	Port	Port	Port	SEG	SEG	SEG	SEG	SEG	
		1	0	Port	Port	SEG	SEG	SEG	SEG	SEG	SEG	
			1	Port	SEG	SEG	SEG	SEG	SEG	SEG	SEG	
1	0	0	0	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port	
		1	0	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port	
			1	SEG	SEG	SEG	SEG	SEG	Port	Port	Port	
	1	0	0	SEG	SEG	SEG	SEG	Port	Port	Port	Port	
			1	SEG	SEG	SEG	Port	Port	Port	Port	Port	
		1	0	SEG	SEG	Port	Port	Port	Port	Port	Port	
			1	SEG	Port	Port	Port	Port	Port	Port	Port	

Duty Select, Common Function Select

Bit 7		Bit 5	Duty Cycle	Common Drivers	rs Notes						
DTS1	DTS0	CMX		Common Birroro							
0	0	0	Static	COM ₁	Do not use COM ₄ to COM ₂						
		1	Static	COM ₄ to COM ₁	COM ₄ to COM ₂ output the same waveform as COM ₁						
0	1	0	1/2 duty	COM ₂ to COM ₁	Do not use COM ₄ and COM ₃						
		1	1/2 duty	COM ₄ to COM ₁	COM ₄ outputs the same waveform as COM ₃ and COM ₂ outputs the same waveform as COM ₁						
1	0	0	1/3 duty	COM ₃ to COM ₁	Do not use COM ₄						
		1	1/5 duty	COM ₄ to COM ₁	Do not use COM ₄						
1	1	0	1/4 dutv	COM4 to COM1	_						
		1	1/4 duty								

Rev. 7.00 Mar 10, 2005 page 584 of 652 REJ09B0042-0700



Rev. 7.00 Mar 10, 2005 page 585 of 652 REJ09B0042-0700

LCR2—LCD	LCR2—LCD Control Register 2						H'C2					
Bit	7	6	5	4	ļ	3	2	1	0	_		
	LCDAB		_	-	-	CDS3	CDS2	CDS1	CDS0			
Initial value	0	1	1			0	0	0	0	_		
Read/Write	R/W			V	V	R/W	R/W	R/W	R/W			
	0 Driv 1 Driv	eform/B ve using ve using al of Spl	A wavef B wavef	orm orm			j	ndition				
	0 1 1				Spl	it-resistan	ce remove	ed				
		Other tha	an the at	ove	Spl	it-resistan	ce connec	cted				
	Note: The removal of split-						s only imp	lemented o	on the			

Note: The removal of split-resistance control is only implemented on the H8/38124 Group.

LVDCNT—Low-Voltage Detect Counter H'C3 Low-Voltage Detect Circuit Note: This register is implemented on the H8/38124 Group only.

Bit	7	6	5	4	3	2	1	0
	CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Count value

Rev. 7.00 Mar 10, 2005 page 586 of 652 REJ09B0042-0700

AMR—A/D N	Iode Regi	ister				I	H'C6	А	/D Conve	rter
Bit	7	6	5		4	3	2	1	0	
	CKS	TRGE	_	-		CH3	CH2	2 CH1	CH0	
Initial value	0	0	1	I	1	0	0	0	0	
Read/Write	R/W	R/W		-		R/W	R/W	/ R/W	R/W	
				Channe		1				1
				Bit 3	Bit 2	Bit 1	Bit 0			
				CH3	CH2	CH1	CH0	Analog Inpu		
				0	0	*	*	No channel	selected	
					1	0	0	AN ₀		
							1	AN ₁		
						1	0	AN ₂		
							1	AN ₃		
				1	0	0	0	AN ₄		
							1	AN ₅		
						1	0	AN ₆		
				1	1	*	1	AN ₇		
					1			Do not spec combination		
								*:	Don't care	
		Extern	al Trigg	ger Sele	ect					
								ernal trigger		
		1 Enables start of A/D of external trigger at		/D con at pin	version ADTRG	by risin	g or falling ed	ge		
		· · ·								

Clock Select

Bit 7		Conversion Time						
CKS	Conversion Period	φ = 1 MHz	φ = 5 MHz	ϕ = 10 MHz ^{*2}				
0	62/ 	62 μs	12.4 μs	6.2 μs				
1	31/φ	31 μs	*1	*1				

Notes: 1. Except for the H8/38124 Group, operation cannot be guaranteed if the conversion time is less than 12.4 μs. Make sure to select a setting that gives a conversion time of 12.4 μs or more in such cases. For the H8/38124 Group select a setting that gives a conversion time of 6.2 μs or more.

2. H8/38124 Group only.


Rev. 7.00 Mar 10, 2005 page 587 of 652 REJ09B0042-0700

ADRRH—A/ ADRRL—A/					H H	A	/D Converter			
ADRRH										
Bit	7	6	5	4	3	2	1	0		
	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2		
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined		
Read/Write	R	R	R	R	R	R	R	R		
					ersion resu	ilt				
					61310111630	an				
ADRRL										
Bit	7	6	5	4	3	2	1	0		
	ADR1	ADR0						_		
Initial value	Undefined	Undefined								
Read/Write	R	R			_	_		_		
		ersion resu	ılt							
ADSR—A/D	Start Reg	ister			H	['C7	A	/D Converter		
Bit	7	6	5	4	3	2	1	0		
	ADSF	_	_			—		_		
Initial value	0	1	1	1	1	1	1	1		
Read/Write	R/W	—		_	—	—		_		
		tart Flag								
			ates comr	letion of A	/D conver	sion				
			s A/D con							
	1 R			conversion	in progres	ss				
	W	/rite Start	s A/D con	version						

Rev. 7.00 Mar 10, 2005 page 588 of 652 REJ09B0042-0700


PMR1—Port M	lode Regi	ster 1			I/O Port					
Bit	7	6	5	4	3	2	1	0		
	IRQ3			IRQ4	TMIG					
Initial value	0	1		0	0		1			
Read/Write	R/W	_	W	R/W	R/W	W		W		
	P1 ₃ /TMIG Pin Function Switc 0 Functions as P1 ₃ I/O pin 1 Functions as TMIG input pin 0 Functions as P1 ₄ I/O pin 0 Functions as P1 ₄ I/O pin 1 Functions as P1 ₄ I/O pin 1 Functions as IRQ ₄ /ADTRG input pin									
	P1 ₇ /IR	Q ₃ /TMIF P	in Functio	on Switch						
	0 Fu	nctions as	P1 ₇ I/O pi	n						
	1 Functions as $\overline{IRQ}_3/TMIF$ input pin									

Rev. 7.00 Mar 10, 2005 page 589 of 652 REJ09B0042-0700



Note: * On the H8/38124 Group the clock source can be selected using the TMW register.

Rev. 7.00 Mar 10, 2005 page 590 of 652 REJ09B0042-0700



	Functions as P3 ₇ I/O pin
1	Functions as AEVL input pin

Rev. 7.00 Mar 10, 2005 page 591 of 652 REJ09B0042-0700

Appendix B	Internal I	/O Register	S									
PMR5—Poi	rt Mode	Register 5			H	I'CC		I/O	Port			
Bit	7	6	5	4	3	2	1	0				
	WKP	7 WKP ₆	WKP ₅	WKP ₄	WKP ₃	WKP ₂	WKP ₁	WKP ₀]			
Initial value	0	0	0	0	0	0	0	0	1			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	$P5_n/WKP_n/SEG_{n+1}$ Pin Function Switch0Functions as $P5_n$ I/O pin1Functions as WKP_n input pin(n = 7 to 0)											
PWCR2—PWM2 Control RegisterH'CD10-Bit PWM												
Bit	7	6	5	4	3	2	1	0	_			
		_	_	_			PWCR21	PWCR20				
Initial value	1	1	1	1	1	0*2	0	0	-			
Read/Write	—	—	—	—		R/W	W	W				
		ck Select -		*1					1			
	0		put clock is minimum n				period is t	012/φ,				
		1 The in	put clock is	; φ/2 (tφ ^{*1}	= 2/ø) The	conversio	n period is	s 1,024/φ,				
	1	 with a minimum modulation width of 1/φ The input clock is φ/4 (tφ*1 = 4/φ) The conversion period is 2,048/φ, with a minimum modulation width of 2/φ 										
		1 The input clock is $\phi/8$ (t $\phi^{*1} = 8/\phi$) The conversion period is 4,096/ ϕ , with a minimum modulation width of 4/ ϕ										
P\	NH Quto	ut Select (H	18/38124 G		n)							
0		-										
1	Event	counter PW	М									

Notes: 1. t ϕ : Period of PWM2 input clock 2. 1 on products other than the H8/38124 Group

Rev. 7.00 Mar 10, 2005 page 592 of 652 REJ09B0042-0700

PWDRU2—	PWM2 Da	ta Registe	er U		H'CE							
Bit	7	6	5	4	3	2	1	0				
	_	_	_	_	_	— F	WDRU21 P	WDRU20				
Initial value	1	1	1	1	1	1	0	0				
Read/Write	_	_	_	_	_		W	W				
	Upper 2 bits of PWM2 waveform generation data WDRL2—PWM2 Data Register L H'CF 10-Bit PWM											
F WDKL2		ita Kegisu			I.	I'CF		10-Dit				
Bit	7	6	5	4	3	2	1	0				
	PWDRL27	PWDRL26	PWDRL25	PWDRL24	PWDRL23	PWDRL22	PWDRL21	PWDRL2	0			
Initial value	0	0	0	0	0	0	0	0				
Read/Write	W	W	W	W	W	W	W	W				

Lower 8 bits of PWM2 waveform generation data

Rev. 7.00 Mar 10, 2005 page 593 of 652 REJ09B0042-0700

PWC	R1—	PV	VM1 Cont	trol Regis	ter		J	H'D0		10-Bit PV	VM			
Bit			7	6	5	4	3	2	1	0				
			_	—		—	_	PWCR12	PWCR11	PWCR10				
Initial	value		1	0										
Read	/Write			— — — <u>R/W W W</u>										
	(Clo	ock Select											
	Γ	0	The input	clock is $\boldsymbol{\phi}$	$(t\phi^{*1} = 1/c)$))]			
							ninimum i	modulation	width of 1	/2ф				
			•	clock is $\phi/$		17								
			The conv	ersion peri	od is 1,02	4/ø, with a	minimun	n modulatio	on width of	f 1/ø				
		1	The input	clock is $\phi/$	$4 (t\phi^{*1} = 4)$	1/ φ)								
							minimun	n modulatio	on width of	f 2/φ				
			The input	clock is $\phi/$	′8 (tø ^{*1} = 8	3/φ)								
			The conv	ersion peri	od is 4,09	6/ø, with a	minimun	n modulatio	on width of	f 4/φ				

PWH Output Select (H8/38124 Group only)

0 10-bit PWM

1 Event counter PWM

Notes: 1. to: Period of PWM1 input clock

2. 1 on products other than the H8/38124 Group

Rev. 7.00 Mar 10, 2005 page 594 of 652 REJ09B0042-0700

PWDRU1—F	PWM1 Da	ta Registe	er U		H	10-Bit PV	VM				
Bit	7	6	5	4	3	2	1	0			
							PWDRU11	PWDRU10			
Initial value	1	1	1	1	1	1	0	0			
Read/Write	_	_			_	_	W	W			
PWDRL1—P	Upper 2 bits of data for generating PWM1 waveform VDRL1—PWM1 Data Register L H'D2 10-Bit PWM										
Bit	7	6	5	4	3	2	1	0			
	PWDRL17	PWDRL16	PWDRL15	PWDRL14	PWDRL13	PWDRL12	PWDRL11	PWDRL10			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	W	W	W	W	W	W	W	W			
		Lowe	r 8 bits of c	lata for ge	nerating F	PWM1 wav	reform				
PDR1—Port	Data Regi	ister 1			H	I'D4		I/O Po	orts		
Bit	7	6	5	4	3	2	1	0			
	P17	P1 ₆ *		P14	P1 ₃						
Initial value	0	0	·	0	0						
Read/Write	R/W	R/W	_	R/W	R/W	_	_				

Data for port 1 pins

Note: * $P1_6$ is not equipped with H8/38124 Group.

PDR3—Port D	ata Regist	er 3			I/O Port			
Bit	7	6	5	4	3	2	1	0
	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁	P30
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						
				Data for p	oort 3 pins			

Rev. 7.00 Mar 10, 2005 page 595 of 652 REJ09B0042-0700

PDR4—Port	Data Regi	ister 4			H	['D7		I/O Po	rts		
Bit	7	6	5	4	3	2	1	0			
				_	P4 ₃	P4 ₂	P4 ₁	P4 ₀			
Initial value	1	1	1	1	1	0	0	0			
Read/Write	—	—	—	—	R	R/W	R/W	R/W			
				Data for port 4 pins Reads P4 ₃ state							
PDR5—Port	Data Regi	ister 5			H	['D8		I/O Por	rts		
Bit	7	6	5	4	3	2	1	0			
	P5 ₇	P5 ₆	P5 ₅	P5 ₄	P5 ₃	P5 ₂	P5 ₁	P5 ₀			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
				Data for p	oort 5 pins						
PDR6—Port	Data Regi	ister 6			H	['D9		I/O Po	rts		
Bit	7	6	5	4	3	2	1	0			
	P67	P6 ₆	P6 ₅	P6 ₄	P63	P6 ₂	P6 ₁	P6 ₀			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
				Data for p	oort 6 pins						
PDR7—Port	Data Regi	ister 7			H	I'DA		I/O Po	rts		
Bit	7	6	5	4	3	2	1	0			
	P7 ₇	P7 ₆	P7 ₅	P7 ₄	P7 ₃	P72	P7 ₁	P7 ₀			
Initial value	0	0	0	0	0	0	0	0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Data for port 7 pins										

Rev. 7.00 Mar 10, 2005 page 596 of 652 REJ09B0042-0700

						Appendix	B Interna	al I/O Reg	gisters
PDR8—Port	Data Regi	ister 8			Н	I'DB		I/O	Ports
Bit	7	6	5	4	3	2	1	0	
	P87	P8 ₆	P8 ₅	P8 ₄	P8 ₃	P8 ₂	P8 ₁	P8 ₀	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Data for port 8 pins					
PDR9—Port	Data Regi	ister 9			Н	I'DC		I/O	Ports
Bit	7	6	5	4	3	2	1	0	
			P9 ₅	P9 ₄	P9 ₃	P9 ₂	P9 ₁	P9 ₀	7
Initial value	1	1	1	1	1	1	1	1	
Read/Write		—	R/W	R/W	R/W	R/W	R/W	R/W	
				Data for p	oort 9 pins				
PDRA—Port	Data Reg	ister A			Н	I'DD		I/O	Ports
Bit	7	6	5	4	3	2	1	0	
	_				PA ₃	PA ₂	PA ₁	PA ₀	
Initial value	1	1	1	1	0	0	0	0	
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W	
						Data for p	oort A pins		
PDRB—Port	Data Reg	ister B			Н	I'DE		I/O	Ports
Bit	7	6	5	4	3	2	1	0	
Dit	PB ₇	PB ₆	PB ₅	PB ₄	PB ₃	PB ₂	PB ₁	PB ₀	
		. 26	. 25	1 04	. 53	1.02		. 20	
Read/Write	R	R	R	R	R	R	R	R	
			F	Read port I	 B pin state	s			

Rev. 7.00 Mar 10, 2005 page 597 of 652 REJ09B0042-0700

PUCR1—Port	PUCR1—Port Pull-Up Control Register 1					H'E0				
Bit	7	6	5	4	3	2	1	0		
	PUCR17	PUCR1 ₆ *		PUCR1 ₄	PUCR1 ₃			_		
Initial value	0	0	_	0	0		_			
Read/Write	R/W	R/W	W	R/W	R/W	W	W	W		
					-					
					ort 1 Input	-		rol		
				0	- · ·	ll-up MOS ll-up MOS				
					ote: When	•	l specifica	ition is 0.		

Note: * $PUCR1_6$ is not equipped with H8/38124 Group.

Appendix B Internal I/O Registers

PUCR3—Por	5	H	I/O P	orts					
Bit	7	6	5	4	3	2	1	0	
	PUCR37	PUCR3 ₆	PUCR35	PUCR34	PUCR33	PUCR32	PUCR3 ₁	PUCR30	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				P	ort 3 Inpu	t Pull-up l	MOS Con	trol	
				() Input pu	ull-up MOS	S is off		
	1 Input pull-up MOS is on								

Note: When the PCR3 specification is 0. (Input port specification)

Rev. 7.00 Mar 10, 2005 page 598 of 652 REJ09B0042-0700

PUCR5—Por	i	H	I/O P	orts					
Bit	7	6	5	4	3	2	1	0	
	PUCR57	PUCR5 ₆	PUCR55	PUCR5 ₄	PUCR53	PUCR5 ₂	PUCR51	PUCR50	1
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Po	ort 5 Input	t Pull-up I	MOS Cont	trol	
				C	Input pu	III-up MOS	s is off		
				1	Input pu	III-up MOS	is on		
				N		n the PCR t port spec	•	ation is 0.	
PUCR6—Por	rt Pull-Up	Control I	Register 6	j	H	I'E3		I/O P	orts
PUCR6—Por Bit	rt Pull-Up 7	Control I	Register 6 5	6	H 3	I'E3 2	1	I/O P 0	'orts
	7		5	4	3	2	-	0	orts
	7	6	5	4	3	2	-	0	Ports
Bit	7 PUCR6 ₇	6 PUCR6 ₆	5 PUCR6 ₅	4 PUCR6 ₄	3 PUCR6 ₃	2 PUCR6 ₂	PUCR6 ₁	0 PUCR6 ₀	orts
Bit Initial value	7 PUCR6 ₇ 0	6 PUCR6 ₆ 0	5 PUCR6 ₅ 0	4 PUCR6 ₄ 0	3 PUCR6 ₃ 0	2 PUCR6 ₂ 0	PUCR6 ₁ 0	0 PUCR6 ₀ 0	Ports
Bit Initial value	7 PUCR6 ₇ 0	6 PUCR6 ₆ 0	5 PUCR6 ₅ 0	4 PUCR6 ₄ 0 R/W	3 PUCR6 ₃ 0 R/W	2 PUCR6 ₂ 0 R/W	PUCR6 ₁ 0 R/W	0 PUCR6 ₀ 0 R/W	Ports
Bit Initial value	7 PUCR6 ₇ 0	6 PUCR6 ₆ 0	5 PUCR6 ₅ 0	4 PUCR6 ₄ 0 R/W	3 PUCR6 ₃ 0 R/W	2 PUCR6 ₂ 0 R/W	PUCR6 ₁ 0 R/W	0 PUCR6 ₀ 0 R/W	Ports
Bit Initial value	7 PUCR6 ₇ 0	6 PUCR6 ₆ 0	5 PUCR6 ₅ 0	4 PUCR6 ₄ 0 R/W	3 PUCR6 ₃ 0 R/W prt 6 Input	2 PUCR6 ₂ 0 R/W	PUCR6 ₁ 0 R/W MOS Cont	0 PUCR6 ₀ 0 R/W	orts

Rev. 7.00 Mar 10, 2005 page 599 of 652 REJ09B0042-0700

PCR1—Port Co		I/O Po	orts						
Bit	7	6	5	4	3	2	1	0	_
	PCR17	PCR1 ₆ *	_	PCR1 ₄	PCR1 ₃				
Initial value	0	0		0	0				_
Read/Write	W	W	W	W	W	W	W	W	
				Р	ort 1 Inpu	t/Output	Select		
				() Input p	in			
				•	1 Output	pin			
Note [.] * PCR	1 _° is not e	auinned wi	ith H8/381	24 Group					


Note: * PCR1₆ is not equipped with H8/38124 Group.

PCR3—Port Control Register 3					H	I/O Ports			
Bit	7	6	5	4	3	2	1	0	
	PCR37	PCR3 ₆	PCR3 ₅	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁	PCR30	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
	Port 3 Input/Output Select0Input pin1Output pin								
PCR4—Port	Control R	Register 4			E	I'E7		I/O Ports	
Bit	7	6	5	4	3	2	1	0	
						PCR4 ₂	PCR4 ₁	PCR4 ₀	
Initial value	1	1	1	1	1	0	0	0	
Read/Write	_	_		_		W	W	W	
					-	ort 4 Inpu	-	Select	
					0 Input pin 1 Output pin				
							μιι		

Rev. 7.00 Mar 10, 2005 page 600 of 652 REJ09B0042-0700

PCR5—Port			H	I/O Ports					
Bit	7	6	5	4	3	2	1	0	
	PCR57	PCR5 ₆	PCR5 ₅	PCR5 ₄	PCR53	PCR5 ₂	PCR5 ₁	PCR50	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
	Port 5 Input/Output Select0Input pin1Output pin								
PCR6—Port	Control R	legister 6			H	I'E9		I/O Ports	
Bit	7	6	5	4	3	2	1	0	
	PCR67	PCR6 ₆	PCR6 ₅	PCR6 ₄	PCR6 ₃	PCR6 ₂	PCR6 ₁	PCR6 ₀	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
				P	∣ ort 6 Inpu	t/Output \$	Select		
				C	- Pro-P				
				1	I Output	pin			
PCR7—Port			H	I/O Ports					
Bit	7	6	5	4	3	2	1	0	
	PCR77	PCR7 ₆	PCR75	PCR7 ₄	PCR7 ₃	PCR7 ₂	PCR7 ₁	PCR70	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
				P	ort 7 Inpu	t/Output \$	Select		
				(- F F.				
				1	I Output	pin			

Rev. 7.00 Mar 10, 2005 page 601 of 652 REJ09B0042-0700




Note: * Readable/writable reserved bit in the H8/38024S Group and H8/38124 Group.

Rev. 7.00 Mar 10, 2005 page 602 of 652 REJ09B0042-0700


PCRA—Port Control Register A						H'ED				
Bit	7	6	5	4	3	2	1	0		
		_		_	PCRA ₃	PCRA ₂	PCRA ₁	PCRA ₀		
Initial value	1	1	1	1	0	0	0	0		
Read/Write		—		—	W	W	W	W		
			Port A Input/Output Select0Input pin1Output pin							
PMRB—Port	Mode Reg	ister B			H	I'EE		I/O Po	orts	
Bit	7	6	5	4	3	2	1	0		
				_	IRQ1	_		_		
Initial value	1	1	1	1	0	1	1	1	_	
Read/Write		—		—	R/W	—	—			
					0		as PB ₃ /A	tion Switch N ₃ input pin	_	

Rev. 7.00 Mar 10, 2005 page 603 of 652 REJ09B0042-0700



- When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode
 When a SLEEP instruction is executed in subactive mode, a transition
- When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode
- Notes: 1. Applies to products other than the H8/38124 Group. 2. Applies to the H8/38124 Group.


Rev. 7.00 Mar 10, 2005 page 604 of 652 REJ09B0042-0700




Noise Elimination Sampling Frequency Select

0 Sampling rate is $\phi_{OSC}/16$ 1 Sampling rate is $\phi_{OSC}/4$

> Rev. 7.00 Mar 10, 2005 page 605 of 652 REJ09B0042-0700




Rev. 7.00 Mar 10, 2005 page 606 of 652 REJ09B0042-0700



1 Enables timer A interrupt requests


Rev. 7.00 Mar 10, 2005 page 607 of 652 REJ09B0042-0700




Rev. 7.00 Mar 10, 2005 page 608 of 652 REJ09B0042-0700

OSCCR—Clock Pulse Generator Control Register H'F5 Clock Pulse Generator

Note: This register is implemented on the H8/38124 Group only.




Rev. 7.00 Mar 10, 2005 page 609 of 652 REJ09B0042-0700



Note: * Bits 7 and 4 to 0 can only be written with 0, for flag clearing.

Rev. 7.00 Mar 10, 2005 page 610 of 652 REJ09B0042-0700



Note: * Bits 7, 6, and 4 to 0 can only be written with 0, for flag clearing.

Rev. 7.00 Mar 10, 2005 page 611 of 652 REJ09B0042-0700

TMW—Timer Mode Register W

H'F8

Watchdog Timer

Note: This register is implemented on the H8/38124 Group only.

Bit	7	6	5	4	3	2	1	0
		—			CKS3	CKS2	CKS1	CKS0
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_			R/W	R/W	R/W	R/W

Internal Clock Select —

CDS3	CDS2	CDS1	CDS0	Clock source
1	0	0	0	φ/64
1	0	0	1	φ/128
1	0	1	0	φ/256
1	0	1	1	φ/512
1	1	0	0	φ/1024
1	1	0	1	φ/2048
1	1	1	0	φ/4096
1	1	1	1	φ/8192
0	*	*	*	On-chip oscillator

Note: Valid when WDCKS bit in PMR2 register is cleared to 0.

Rev. 7.00 Mar 10, 2005 page 612 of 652 REJ09B0042-0700

IWPR—Wakeup Interrupt Request Register						I'F9	System Control		
Bit	7	6	5	4	3	2	1	0	_
	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/(W)*	R/(W)*							


Wakeup Interrupt Request Register

0	Clearing condition: When IWPFn = 1, it is cleared by writing 0
1	Setting condition: When pin \overline{WKPn} is designated for wakeup input and a falling edge is input at that pin


(n = 7 to 0)

Note: * All bits can only be written with 0, for flag clearing.

Rev. 7.00 Mar 10, 2005 page 613 of 652 REJ09B0042-0700




Rev. 7.00 Mar 10, 2005 page 614 of 652 REJ09B0042-0700



Note: * Control using the LVDCKST bit is implemented on the H8/38124 Group only.

Rev. 7.00 Mar 10, 2005 page 615 of 652 REJ09B0042-0700

Appendix C I/O Port Block Diagrams



C.1 Block Diagrams of Port 1

Figure C.1(a) Port 1 Block Diagram (Pins P17 and P14)

Rev. 7.00 Mar 10, 2005 page 616 of 652 REJ09B0042-0700




Figure C.1(b) Port 1 Block Diagram (Pin P1₆, Products other than H8/38124 Group)

Rev. 7.00 Mar 10, 2005 page 617 of 652 REJ09B0042-0700




Figure C.1(c) Port 1 Block Diagram (Pin P1₃)

Rev. 7.00 Mar 10, 2005 page 618 of 652 REJ09B0042-0700

C.2 Block Diagrams of Port 3




Figure C.2(a) Port 3 Block Diagram (Pins P37 and P36)

Rev. 7.00 Mar 10, 2005 page 619 of 652 REJ09B0042-0700




Figure C.2(b) Port 3 Block Diagram (Pin P3₅)

Rev. 7.00 Mar 10, 2005 page 620 of 652 REJ09B0042-0700




Figure C.2(c) Port 3 Block Diagram (Pins P3₄ and P3₃)

Rev. 7.00 Mar 10, 2005 page 621 of 652 REJ09B0042-0700




Figure C.2(d) Port 3 Block Diagram (Pins P3₂ and P3₁)

Rev. 7.00 Mar 10, 2005 page 622 of 652 REJ09B0042-0700




Figure C.2(e) Port 3 Block Diagram (Pin P3₀)

Rev. 7.00 Mar 10, 2005 page 623 of 652 REJ09B0042-0700

C.3 Block Diagrams of Port 4




Figure C.3(a) Port 4 Block Diagram (Pin P4₃)

Rev. 7.00 Mar 10, 2005 page 624 of 652 REJ09B0042-0700




Figure C.3(b) Port 4 Block Diagram (Pin P4₂)

Rev. 7.00 Mar 10, 2005 page 625 of 652 REJ09B0042-0700




Figure C.3(c) Port 4 Block Diagram (Pin P4₁)

Rev. 7.00 Mar 10, 2005 page 626 of 652 REJ09B0042-0700




Figure C.3(d) Port 4 Block Diagram (Pin P4₀)

Rev. 7.00 Mar 10, 2005 page 627 of 652 REJ09B0042-0700

C.4 Block Diagram of Port 5




Figure C.4 Port 5 Block Diagram

Rev. 7.00 Mar 10, 2005 page 628 of 652 REJ09B0042-0700

C.5 Block Diagram of Port 6




Figure C.5 Port 6 Block Diagram

Rev. 7.00 Mar 10, 2005 page 629 of 652 REJ09B0042-0700

C.6 Block Diagram of Port 7




Figure C.6 Port 7 Block Diagram

Rev. 7.00 Mar 10, 2005 page 630 of 652 REJ09B0042-0700

C.7 Block Diagram of Port 8




Figure C.7 Port 8 Block Diagram

Rev. 7.00 Mar 10, 2005 page 631 of 652 REJ09B0042-0700

C.8 Block Diagrams of Port 9




Figure C.8(a) Port 9 Block Diagram (Pins P91 and P90)




Figure C.8(b) Port 9 Block Diagram (Pins P9₅ to P9₂)

Rev. 7.00 Mar 10, 2005 page 632 of 652 REJ09B0042-0700




Figure C.8(c) Port 9 Block Diagram (Pins P9₃, H8/38124 Group only)

Rev. 7.00 Mar 10, 2005 page 633 of 652 REJ09B0042-0700

C.9 Block Diagram of Port A




Figure C.9 Port A Block Diagram

Rev. 7.00 Mar 10, 2005 page 634 of 652 REJ09B0042-0700

C.10 Block Diagrams of Port B




Figure C.10(a) Port B Block Diagram

Rev. 7.00 Mar 10, 2005 page 635 of 652 REJ09B0042-0700




Figure C.10(b) Port B Block Diagram (Pin PB₀, H8/38124 Group only)

Rev. 7.00 Mar 10, 2005 page 636 of 652 REJ09B0042-0700




Figure C.10(c) Port B Block Diagram (Pin PB₁, H8/38124 Group only)

Rev. 7.00 Mar 10, 2005 page 637 of 652 REJ09B0042-0700

Appendix D Port States in the Different Processing States

Port	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P1 ₇ , P1 ₆ ^{*3} , P1 ₄ , P1 ₃	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
P37 to P30	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
P4 ₃ to P4 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
P57 to P50	High impedance	Retained	Retained	High impedance ^{*1 *2}	Retained	Functions	Functions
P6 ₇ to P6 ₀	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
P7 ₇ to P7 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
P8 ₇ to P8 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
P9₅ to P9₀	High impedance	Retained	Retained	High impedance ^{*1}	Retained	Functions	Functions
PA_3 to PA_0	High impedance	Retained	Retained	High impedance	Retained	Functions	Functions
PB ₇ to PB ₀	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance

Table D.1 Port States Overview

Notes: 1. High level output when MOS pull-up is in on state.

2. In the HD64F38024 the previous pin state is retained.

3. Not implemented on H8/38124 Group.

Rev. 7.00 Mar 10, 2005 page 638 of 652 REJ09B0042-0700

Appendix E List of Product Codes

Table E.1 H8/38024 Group Product Code Lineup

Product Ty	/pe			Product Code	Mark Code	Package (Package Code)
H8/38024	H8/38024	Mask ROM	Regular	HD64338024H	HD64338024(***)H	80-pin QFP (FP-80A)
Group		versions	specifications	HD64338024F	HD64338024(***)F	80-pin QFP (FP-80B)
				HD64338024W	HD64338024(***)W	80-pin TQFP (TFP-80C)
				HCD64338024	_	Die
			Wide-range	HD64338024D	HD64338024(***)H	80-pin QFP (FP-80A)
			specifications	HD64338024E	HD64338024(***)F	80-pin QFP (FP-80B)
				HD64338024WI	HD64338024(***)W	80-pin TQFP (TFP-80C)
		ZTAT	Regular	HD64738024H	HD64738024H	80-pin QFP (FP-80A)
		versions	specifications	HD64738024F	HD64738024F	80-pin QFP (FP-80B)
				HD64738024W	HD64738024W	80-pin TQFP (TFP-80C)
			Wide-range specifications	HD64738024D	HD64738024H	80-pin QFP (FP-80A)
				HD64738024E	HD64738024F	80-pin QFP (FP-80B)
				HD64738024WI	HD64738024W	80-pin TQFP (TFP-80C)
		F-ZTAT	Regular	HD64F38024H	HD64F38024H	80-pin QFP (FP-80A) 80-pin QFP (FP-80B) 80-pin TQFP (TFP-80C)
	vers	versions	specifications	HD64F38024RH	HD64F38024H	
				HD64F38024F	HD64F38024F	
				HD64F38024RF	HD64F38024F	
				HD64F38024W	HD64F38024W	
			HD64F38024RW	HD64F38024W	_	
			HD64F38024RLPV	F38024RLPV	85-pin TFLGA (TLP-85V)	
			HCD64F38024	_	Die	
			HCD64F38024R	_	_	
		Wide-range	HD64F38024D	HD64F38024H	80-pin QFP (FP-80A)	
			specifications	HD64F38024RD	HD64F38024H	_
				HD64F38024E	HD64F38024F	80-pin QFP (FP-80B)
				HD64F38024RE	HD64F38024F	_
				HD64F38024WI	HD64F38024W	80-pin TQFP (TFP-80C)
				HD64F38024RWI	HD64F38024W	_
				HD64F38024RLPIV	F38024RLPIV	85-pin TFLGA (TLP-85V)

Rev. 7.00 Mar 10, 2005 page 639 of 652 REJ09B0042-0700

Product Ty	pe			Product Code	Mark Code	Package (Package Code)
H8/38024	H8/38023	Mask ROM	Regular	HD64338023H	HD64338023(***)H	80-pin QFP (FP-80A)
Group		versions	specifications	HD64338023F	HD64338023(***)F	80-pin QFP (FP-80B)
				HD64338023W	HD64338023(***)W	80-pin TQFP (TFP-80C
				HCD64338023	_	Die
			Wide-range	HD64338023D	HD64338023(***)H	80-pin QFP (FP-80A)
			specifications	HD64338023E	HD64338023(***)F	80-pin QFP (FP-80B)
				HD64338023WI	HD64338023(***)W	80-pin TQFP (TFP-80C
	H8/38022	Mask ROM	Regular	HD64338022H	HD64338022(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338022F	HD64338022(***)F	80-pin QFP (FP-80B)
				HD64338022W	HD64338022(***)W	80-pin TQFP (TFP-800
				HCD64338022	_	Die
			Wide-range specifications	HD64338022D	HD64338022(***)H	80-pin QFP (FP-80A)
				HD64338022E	HD64338022(***)F	80-pin QFP (FP-80B)
				HD64338022WI	HD64338022(***)W	80-pin TQFP (TFP-800
	H8/38021	Mask ROM versions	Regular specifications	HD64338021H	HD64338021(***)H	80-pin QFP (FP-80A)
				HD64338021F	HD64338021(***)F	80-pin QFP (FP-80B)
				HD64338021W	HD64338021(***)W	80-pin TQFP (TFP-800
				HCD64338021	—	Die
			Wide-range specifications	HD64338021D	HD64338021(***)H	80-pin QFP (FP-80A)
				HD64338021E	HD64338021(***)F	80-pin QFP (FP-80B)
				HD64338021WI	HD64338021(***)W	80-pin TQFP (TFP-800
	H8/38020	Mask ROM	Regular	HD64338020H	HD64338020(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338020F	HD64338020(***)F	80-pin QFP (FP-80B)
				HD64338020W	HD64338020(***)W	80-pin TQFP (TFP-800
				HCD64338020	_	Die
			Wide-range	HD64338020D	HD64338020(***)H	80-pin QFP (FP-80A)
			specifications	HD64338020E	HD64338020(***)F	80-pin QFP (FP-80B)
				HD64338020WI	HD64338020(***)W	80-pin TQFP (TFP-800

Appendix E List of Product Codes

Rev. 7.00 Mar 10, 2005 page 640 of 652 REJ09B0042-0700

Product Ty	pe			Product Code	Mark Code	Package (Package Code)
H8/38024S Group	H8/38024S	Mask ROM	Regular	HD64338024SH	HD64338024(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338024SW	HD64338024(***)W	80-pin TQFP (TFP-80C)
				HD64338024SLPV	338024S(***)LPV	85-pin TFLGA (TLP-85)
				HCD64338024S	-	Die
			Wide-range	HD64338024SD	HD64338024(***)H	80-pin QFP (FP-80A)
			specifications	HD64338024SWI	HD64338024(***)W	80-pin TQFP (TFP-80C)
				HD64338024SLPIV	338024S(***)LPIV	85-pin TFLGA (TLP-85)
	H8/38023S	Mask ROM	Regular	HD64338023SH	HD64338023(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338023SW	HD64338023(***)W	80-pin TQFP (TFP-80C)
				HD64338023SLPV	338023S(***)LPV	85-pin TFLGA (TLP-85)
				HCD64338023S	_	Die
			Wide-range	HD64338023SD	HD64338023(***)H	80-pin QFP (FP-80A)
			specifications	HD64338023SWI	HD64338023(***)W	80-pin TQFP (TFP-80C
				HD64338023SLPIV	338023S(***)LPIV	85-pin TFLGA (TLP-85)
	H8/38022S	Mask ROM	Regular	HD64338022SH	HD64338022(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338022SW	HD64338022(***)W	80-pin TQFP (TFP-80C
				HD64338022SLPV	338022S(***)LPV	85-pin TFLGA (TLP-85)
				HCD64338022S	_	Die
			Wide-range specifications	HD64338022SD	HD64338022(***)H	80-pin QFP (FP-80A)
				HD64338022SWI	HD64338022(***)W	80-pin TQFP (TFP-80C
				HD64338022SLPIV	338022S(***)LPIV	85-pin TFLGA (TLP-85)
	H8/38021S	Mask ROM versions	Regular specifications	HD64338021SH	HD64338021(***)H	80-pin QFP (FP-80A)
				HD64338021SW	HD64338021(***)W	80-pin TQFP (TFP-80C
				HD64338021SLPV	338021S(***)LPV	85-pin TFLGA (TLP-85)
				HCD64338021S	_	Die
			Wide-range	HD64338021SD	HD64338021(***)H	80-pin QFP (FP-80A)
			specifications	HD64338021SWI	HD64338021(***)W	80-pin TQFP (TFP-80C)
				HD64338021SLPIV	338021S(***)LPIV	85-pin TFLGA (TLP-85)
	H8/38020S	Mask ROM	Regular	HD64338020SH	HD64338020(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338020SW	HD64338020(***)W	80-pin TQFP (TFP-80C
				HD64338020SLPV	338020S(***)LPV	85-pin TFLGA (TLP-85)
				HCD64338020S	_	Die
			Wide-range	HD64338020SD	HD64338020(***)H	80-pin QFP (FP-80A)
			specifications	HD64338020SWI	HD64338020(***)W	80-pin TQFP (TFP-80C
					338020S(***)LPIV	85-pin TFLGA (TLP-85)

Rev. 7.00 Mar 10, 2005 page 641 of 652 REJ09B0042-0700

Product Ty	/pe			Product Code	Mark Code	Package (Package Code)
H8/38124	H8/38124	F-ZTAT	Regular	HD64F38124H	F38124H	80-pin QFP (FP-80A)
Group		versions	specifications	HD64F38124W	F38124W	80-pin TQFP (TFP-80C
			Wide-range	HD64F38124HW	F38124H	80-pin QFP (FP-80A)
			specifications	HD64F38124WW	F38124W	80-pin TQFP (TFP-80C
		Mask ROM	Regular	HD64338124H	38124(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338124W	38124(***)W	80-pin TQFP (TFP-80C
			Wide-range	HD64338124HW	38124(***)H	80-pin QFP (FP-80A)
			specifications	HD64338124WW	38124(***)W	80-pin TQFP (TFP-80C
	H8/38123	Mask ROM	Regular	HD64338123H	38123(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338123W	38123(***)W	80-pin TQFP (TFP-80C
			Wide-range	HD64338123HW	38123(***)H	80-pin QFP (FP-80A)
			specifications	HD64338123WW	38123(***)W	80-pin TQFP (TFP-800
ŀ	H8/38122	2 F-ZTAT versions Mask ROM versions	Regular specifications	HD64F38122H	F38122H	80-pin QFP (FP-80A)
				HD64F38122W	F38122W	80-pin TQFP (TFP-800
			Wide-range specifications	HD64F38122HW	F38122H	80-pin QFP (FP-80A)
				HD64F38122WW	F38122W	80-pin TQFP (TFP-80C
			Regular specifications	HD64338122H	38122(***)H	80-pin QFP (FP-80A)
				HD64338122W	38122(***)W	80-pin TQFP (TFP-800
			Wide-range	HD64338122HW	38122(***)H	80-pin QFP (FP-80A)
			specifications	HD64338122WW	38122(***)W	80-pin TQFP (TFP-80C
	H8/38121	Mask ROM	Regular	HD64338121H	38121(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338121W	38121(***)W	80-pin TQFP (TFP-80C
			Wide-range	HD64338121HW	38121(***)H	80-pin QFP (FP-80A)
			specifications	HD64338121WW	38121(***)W	80-pin TQFP (TFP-80C
	H8/38120	Mask ROM	Regular	HD64338120H	38120(***)H	80-pin QFP (FP-80A)
		versions	specifications	HD64338120W	38120(***)W	80-pin TQFP (TFP-80C
			Wide-range	HD64338120HW	38120(***)H	80-pin QFP (FP-80A)
			specifications	HD64338120WW	38120(***)W	80-pin TQFP (TFP-80C

Appendix E List of Product Codes

Note: (***) is the ROM code.

Rev. 7.00 Mar 10, 2005 page 642 of 652 REJ09B0042-0700

Appendix F Package Dimensions

Dimensional drawings of the H8/38024 Group, H8/38024S Group, and H8/38124 Group packages FP-80A, FP-80B, and TFP-80C are shown in figures F.1, F.2, and F.3 below.




Figure F.1 FP-80A Package Dimensions

Rev. 7.00 Mar 10, 2005 page 643 of 652 REJ09B0042-0700




Figure F.2 FP-80B Package Dimensions

Rev. 7.00 Mar 10, 2005 page 644 of 652 REJ09B0042-0700




Figure F.3 TFP-80C Package Dimensions

Rev. 7.00 Mar 10, 2005 page 645 of 652 REJ09B0042-0700




Figure F.4 TLP-85V Package Dimensions

Rev. 7.00 Mar 10, 2005 page 646 of 652 REJ09B0042-0700

Appendix G Specifications of Chip Form

The specifications of the chip form of the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 are shown in figure G.1. The specifications of the chip form of the HCD64F38024 and HCD64F38024R are shown in figure G.2. The specifications of the chip form of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure G.3.




Figure G.1 Chip Sectional Figure of the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020




Figure G.2 Chip Sectional Figure of the HCD64F38024 and HCD64F38024R

Rev. 7.00 Mar 10, 2005 page 647 of 652 REJ09B0042-0700




Figure G.3 Chip Sectional Figure of the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S

Rev. 7.00 Mar 10, 2005 page 648 of 652 REJ09B0042-0700

Appendix H Form of Bonding Pads

The form of the bonding pads for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, HCD64338020, HCD64F38024, HCD64F38024R, HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S is shown in figure H.1.




Figure H.1 Bonding Pad Form

Rev. 7.00 Mar 10, 2005 page 649 of 652 REJ09B0042-0700

Appendix I Specifications of Chip Tray

The specifications of the chip tray for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020 are shown in figure I.1. The specifications of the chip tray for the HCD64F38024 and HCD64F38024R are shown in figure I.2. The specifications of the chip tray for the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S are shown in figure I.3.




Figure I.1 Specifications of Chip Tray for the HCD64338024, HCD64338023, HCD64338022, HCD64338021, and HCD64338020

Rev. 7.00 Mar 10, 2005 page 650 of 652 REJ09B0042-0700




Figure I.2 Specifications of Chip Tray for the HCD64F38024 and HCD64F38024R

Rev. 7.00 Mar 10, 2005 page 651 of 652 REJ09B0042-0700




Figure I.3 Specifications of Chip Tray for the HCD64338024S, HCD64338023S, HCD64338022S, HCD64338021S, and HCD64338020S

Rev. 7.00 Mar 10, 2005 page 652 of 652 REJ09B0042-0700

Renesas 8-Bit Single-Chip Microcomputer Hardware Manual H8/38024, H8/38024S, H8/38024R, H8/38124 Group

Publication Date:	1st Edition, November 2000
	Rev.7.00, March 10, 2005
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Technical Documentation & Information Department
	Renesas Kodaira Semiconductor Co., Ltd.

© 2005. Renesas Technology Corp. All rights reserved. Printed in Japan.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



http://www.renesas.com

RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Colophon 2.0

H8/38024, H8/38024S, H8/38024R, H8/38124 Group Hardware Manual



RenesasTechnologyCorp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan