- Complete VMEbus address and data interface, except buffers
- Decoupling of CPU and VMEbus
- Sustained 25-30 Megabyte/second VMEbus transfer rate
- Selectable atomic or decoupled mode
- Programmable A32 and A24 slave image bases
and sizes
- Programmable access protection
- Integral DMA for local RAM to VMEbus transfers
- Location monitor with 31-longword deep data FIFO
- Low power CMOS implementation
- 224 Pin Grid Array package
- Avallable in MIL-STD 883C Class B version


Fgure 1 : CA91C015 DARF BLOCK DIAGRAM


Figure 2 : PIN CONFIGURATION for 224-PIN PGA PACKAGE

Table 1: DARF PGA PINOUT

| Pin | Signal | Slgnal Group |  | Pin | Slgnal | Slgnal Group |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | KADDR 29 | Local Bus |  | C10 | KADDR 08 | Local Bus |
| A2 | KADDR 27 | Local Bus |  | C11 | KADDR 04 | Local Bus |
| A3 | KADDR 24 | Local Bus |  | C 12 | KADDR 01 | Local Bus |
| A4 | KADDR 21 | Local Bus |  | C13 | $V_{\text {D }}$ |  |
| A5 | KADDR 17 | Local Bus |  | C14 | VDATA 30 | VMEbus |
| A6 | KADDR 14 | Local Bus |  | C15 | VDATA 23 | VMEbus |
| A7 | KADDR 13 | Local Bus |  | C16 | VDATA 17 | VMEbus |
| A8 | KADDR 09 | Local Bus |  | C17 | VDATA 10 | VmEbus |
| A9 | KADDR 07 | Local Bus |  | D1 | KDATA 29 | Local Bus |
| A10 | RESET | Reset, Clock \& Mode |  | D2 | LMINT | Reset, Clock \& Mode |
| A11 | $V_{\text {ss }}$ |  |  | D3 | VMEINT | Reset, Clock \& Mode |
| A12 | KADDR 02 | Local Bus |  | D4 | $V_{\text {ss }}$ |  |
| A13 | VDATA 31 | VMEbus |  | D5 | KADDR 30 | Local Bus |
| A14 | VDATA 26 | VmEbus |  | D6 | KADDR 22 | Local Bus |
| A15 | VDATA 24 | VMEbus |  | D7 | $V_{D O}$ |  |
| A16 | VDATA 22 | VMEbus |  | D8 | $V_{\text {ss }}$ |  |
| A17 | VDATA 19 | VmEbus |  | D9 | KADDR 10 | Local Bus |
| B1 | $V_{D D}$ |  |  | D10 | $V_{\text {D }}$ |  |
| B2 | $V_{D D}$ |  |  | D11 | KADDR 03 | Local Bus |
| B3 | $V_{\text {ss }}$ |  |  | D12 | $V_{\text {SS }}$ |  |
| B4 | KADDR 28 | Local Bus |  | D13 | VDATA 27 |  |
| B5 | KADDR 19 | Local Bus |  | D14 | VDATA 21 | Vmebus |
| B6 | KADDR 16 | Local Bus |  | D15 | VDATA 20 | VMEbus |
| B7 | KADDR 18 | Local Bus | » | D16 | VDATA 11 | VMEbus |
| B8 | KADDR 11 | Local Bus |  | D17 | VDATA 08 | VMEbus |
| B9 | TESTMODE | Reset, Clock \& Mode |  | E1 | KDATA 28 | Local Bus |
| B10 | KADDR 05 | Local Bus |  | E2 | KDATA 25 | Local Bus |
| B11 | KADDR 06 | Local Bus |  | E3 | KDATA 27 | Local Bus |
| B12 | KADDR 00 | Local Bus |  | E4 | $V_{\text {D }}$ $N C$ |  |
| B13 | VDATA 29 | VMEbus |  | E5 | NCC | (Keying Pin) <br> Local Bus |
| B14 | VDATA 25 | VMEbus |  | E7 | KADDR 23 | Local Bus |
| B15 | $V_{\text {D }}$ |  |  | E8 | $\mathrm{V}_{\text {SS }}$ | Local Bus |
| B16 B17 | $V_{\text {DD }}$ VDATA 15 |  |  | E9 | $\mathrm{V}_{\text {ss }}$ |  |
| B 17 C 1 | VDATA 15 KFC1 | Local Bus |  | E11 | VSS | VMEbus |
| C2 | KFCO | Local Bus |  | E14 | VDATA 18 | VMEbus |
| C3 | KFC2 | Local Bus |  | E15 | VDATA 16 | VMEbus |
| C4 | KADDR 31 | Local Bus |  | E16 | VDATA 14 | VMEbus |
| C5 | KADDR 26 | Local Bus |  | E17 | VDATA 04 | VMEbus |
| c6 | KADDR 25 | Local Bus |  | F1 | KDATA 24 | Local Bus |
| C7 | KADDR 20 | Local Bus |  | F2 | KDATA 26 | Local Bus |
| C8 | $V_{D D}$ |  |  | F3 |  |  |
| C9 | KADDR 12 | Local Bus |  | F4 | KDATA 31 | Local Bus |

Table 1 : DARF PGA PINOUT CONT

| Pin | Signal | Signal Group | Pin | Signal | Signal Group |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F14 | VDATA 13 | VMEbus | 12 |  |  |
| F15 | $V_{S S}$ |  | L3 | $\begin{aligned} & \text { VD } \\ & \text { KDATA } 07 \end{aligned}$ | Local Bus |
| F16 | VDATA 06 | VMEbus | L4 | KDATA 02 | Local Bus |
| F17 | $V{ }_{\text {D }}$ |  | L14 | $V_{\text {SS }}$ |  |
| G1 | KDATA 23 | Local Bus | L15 | $\frac{\text { SSS }}{\text { VMEGR }}$ | VMEbus |
| G2 | $V_{D D}$ |  | L16 | $\overline{\mathrm{KDS}}$ | Local Bus |
| G3 | KDATA 22 | Local Bus | L17 |  |  |
| G4 | KDATA 30 | Local Bus | M1 | KDD ${ }_{\text {KDA }} 11$ | Local Bus |
| G14 | VDATA 12 | VMEbus | M2 | KDATA 08 | Local Bus |
| G15 | VDATA 07 | VMEbus | M3 | KDATA 04 | Local Bus |
| G16 | VDATA 09 | VMEbus | M4 | KDATA 03 | Local Bus |
| G17 | VDATA 01 | VMEbus | M14 | VIACK | VMEbus |
| H1 | KDATA 20 | Local Bus | M15 | $\overline{\text { LBGR }}$ | Local Bus |
| H2 | KDATA 21 | Local Bus | M16 | $\overline{\text { VAS }}$ | VMEbus |
| H3 | KDATA 17 | Local Bus | M17 | VMERQ | VMEbus |
| H4 | KDATA 19 | Local Bus | N1 | KDATA 09 | Local Bus |
| H5 | $V_{\text {SS }}$ |  | N2 | $V_{\text {SS }}$ |  |
| H13 | VDATA 05 | VMEbus | N3 | VDSDLY | VMEbus |
| H14 | VDATA 03 | VMEbus | N4 | $\overline{\text { DARFCS }}$ | Local Bus |
| H15 | VDATA 02 | VMEbus | N7 | $V_{\text {SS }}$ |  |
| H16 | KWR | Local Bus | N8 | $V_{\text {SS }}$ |  |
| H17 | VDS1 | VMEbus | N9 | $V_{\text {SS }}$ |  |
| J1 | KDATA 18 | Local Bus | N10 | VADDR 10 | VMEbus |
| J2 | KHALT | Local Bus | N11 | VADDR 01 | VMEbus |
| J3 | $V_{\text {DD }}$ |  | N14 | VDTACKI | VMEbus |
| J4 | KDATA 15 | Local Bus | N15 | VIACKRQ | VMEbus |
| J5 | $V_{\text {SS }}$ |  | N16 | $\overline{\text { VBERRII }}$ | VMEbus |
| J13 | $V_{\text {SS }}$ |  | N17 | VLWORD | VMEbus |
| J14 | VDSO | VMEbus | P1 | KDATA 06 | Local Bus |
| J15 | VDATA 00 | VMEbus | P2 | KDATA 01 | Local Bus |
| J16 | ADLY | Reset, Clock \& Mode | P3 | VDTACKO | VMEbus |
| J17 | AOUT | Reset, Clock \& Mode | P4 | VBERRO | VMEbus |
| K1 | KDATA 16 | Local Bus | P5 | VSBSEL | VMEbus |
| K2 | KDATA 14 | Local Bus | P6 | BIMODE | Reset, Clock \& Mode |
| K3 | KDATA 12 | Local Bus | P7 | VADDR 25 | VMEbus |
| K4 | KDATA 10 | Local Bus | P8 | VADDR 19 | VMEbus |
| K5 | $V_{\text {SS }}$ |  | P9 | $\overline{\text { KAS }}$ | Local Bus |
| K13 | $V_{S S}$ |  | P10 | $V_{D D}$ |  |
| K14 | BOUT | Reset, Clock \& Mode | P11 | VADDR 03 | VMEbus |
| K15 | BDLY | Reset, Clock \& Mode | P12 | $V_{\text {SS }}$ |  |
| K16 | VDTKDLY | VMEbus | P13 | VECTEN | VMEbus |
| K17 | KRMC | Local Bus | P14 | VAM 04 | VMEbus |
| 11 | KDATA 13 | Local Bus | P15 | $\bar{W} \mathbf{W R}$ | VMEbus |

Table 1 : DARF PGA PINOUT ${ }^{\text {CONT }}$

| Pin | Signal | Signal Group | Pin | Signal | Signal Group |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P16 | VAM 05 | VMEbus | R9 | VADDR 16 | VMEbus |
| P17 | VRMC | VMEbus | R10 | VADDR 15 | VMEbus |
| Q1 | KDATA 05 | Local Bus | R11 | VADDR 07 | VMEbus |
| Q2 | RAMSEL | Local Bus | R12 | VADDR 09 | VMEbus |
| Q3 | KDSACK1 | Local Bus | R13 | VADDR 06 | VMEbus |
| Q4 | VADDR 30 | VMEbus | R14 | $\overline{L B R O}$ | Local Bus |
| Q5 | $V_{\text {D }}$ |  | R15 | VADDROUT | VMEbus |
| Q6 | VADDR 27 | VMEbus | R16 | $V_{D O}$ |  |
| Q7 | VADDR 23 | VMEbus | R17 | $V_{\text {D }}$ |  |
| Q8 | VADDR 17 | VMEbus | S1 | VASDLY | VMEbus |
| Q9 | VADDR 14 | VMEbus | S2 | VMEDUT | VMEbus |
| Q10 | VADDR 12 | VMEbus | S3 | KDSACKO | Local Bus |
| Q11 | VADDR 05 | VMEbus | S4 | KSIZEO | Local Bus |
| Q12 | VDATAOUT | VMEbus | S5 | VADDR 29 | VMEbus |
| Q13 | VSTRBOUT | VMEbus | S6 | VADDR 26 | VMEbus |
| Q14 | VAM 00 | VMEbus | S7 | VADDR 24 | VMEbus |
| Q15 | VAM 02 | VMEbus | S8 | VADDR 20 | VMEbus |
| 016 | VAM 01 | VMEbus | S9 | VADDR 18 | VMEbus |
| Q17 | VAM 03 | VMEbus | S10 | KCLK | Reset, Clock \& Mode |
| R1 | KDATA 00 | Local Bus | S11 | VADDR 13 | VMEbus |
| R2 | $V_{\text {D }}$ |  | S12 | VADDR 11 | VMEbus |
| R3 | $V_{\text {DO }}$ |  | S13 | VADDR 08 | VMEbus |
| R4 | KSİE1 | Local Bus | S14. | VADDR 04 | VMEbus |
| R5 | VADDR 31 | VMEbus | S15 | VADDR 02 | VMEbus |
| R6 | VADDR 28 | VMEbus | S16 | KBERR | Local Bus |
| R7 | VADDR 21 | VMEbus | S17 | BIREL | Reset, Clock \& Mode |
| R8 | VADDR 22 | VMEbus |  |  | * |

## Table 2a : LOCAL BUS SIGNALS

The local bus signals are those used to gain access to, or perform data transfers on the local CPU bus. The DARF is designed for paraliel connection with a 68020 or 68030 CPU.

| Symbol | Pin(s) | Type | Name and Function |
| :---: | :---: | :---: | :---: |
| $\overline{\text { DARFCS }}$ | N4 | 1 | DARF internal registers chip select, input |
| KADDR 31-00 | C4, D5, A1, B4, <br> A2, C5, C6, A3, E7, <br> D6, A4, C7, B5, B7, <br> A5, B6, E8, A6, A7, <br> C9, B8, D9, A8, C10, <br> A9, B11, B10, C11,' <br> D11, A12, C12, B12 | VO | Address bus bits 31 through 00, input/output |
| $\overline{\text { KAS }}$ | P9 | $1 / 0$ | Address strobe, input/output |
| KBERR | S16 | VO | Data transfer failure, input/output |
| KDATA 31-00 | $\begin{gathered} \text { F4, G4, D1, E1, E3, } \\ \text { F2, E2, F1, G1, G3, } \\ \text { H2, H1, H4, J1, H3, } \\ \text { K1, J4, K2, L1, K3, } \\ \text { M1, K4, N1, M2, L3, } \\ \text { P1, Q1, M3, M4, L4, } \\ \text { P2, R1 } \end{gathered}$ | vo | Data bus bits 31 through 00, input/output |
| $\overline{\mathrm{KDS}}$ | L16 | VO | Data strobe, input/output |
| KDSACK1 - <br> KDSACKO | Q3, S3 | VO | Transfer and size acknowiedge, input/output |
| KFC2 - KFC0 | C3, C1, C2 | VO | Function code indicator bits, input/output |
| KHALT | J2 | VO | CPU halt or retry, input/output |
| $\overline{\text { KRMC }}$ | K17 | VO | Read-modify-write lock signal, input/output |
| KSIZE1 - KSIZE0 | R4, 54 | vo | Data transfer size bits, input/output |
| KWR | H16 | I/O | Write signal, input/output |
| LBGR | M15 | 1 | Local bus grant, input |
| LBRO | R14 | 0 | Local bus request, output |
| RAMSEL | Q2 | 0 | Local memory enable signal, output |

## Table 2b: VMEbus SIGNALS

The VMEbus signals are those involved in gaining access to and using the VMEbus. The DARF does not connect directly to the VMEbus; rather, external buffers and transceivers are used for VMEbus control signals and addresses.

| Symbol | Pin(s) | Type | Name and Function |
| :---: | :---: | :---: | :---: |
| VADDR $31-01$ | R5, O4, S5, R6, Q6, S6 P7, S7, Q7, R8, R7, S8 P8, S9, Q8, R9, R10, C9 S11, Q10, S12, N10 R12, S13, R11, R13 Q11, S14, P11, S15, N11 | vo | Address bits |
| VADDROUT | R15 | $\bigcirc$ | Address transciever direction control |
| VAM 05 - VAM 00 | P16, P14, Q17, Q15, Q16, Q14 | vo | Address modifier bits |
| $\overline{\text { VAS }}$ | M16 | vo | Address strobe |
| $\overline{\text { VASDLY }}$ | S1 | 1 | Delayed address strobe |
| VBERRI | N16 | 1 | BERR ${ }^{\text {* }}$ |
| VBERRO | P4 | 0 | BERR* |
| VDATA 31-00 | A13, C14, B13, E11, D13 A14, B14, A15, C15, A16 D14, D15, A17, E14, C16 E15, B17, E16, F14, G14 D16, C17, G16, D17, G15 F16, H13, E17, H14; H15 G17, J15 | vo | Data bits |
| VDATAOUT | Q12 | 0 | Data transceiver direction control |
| $\overline{\text { VDS1-VDSO }}$ | H17, J14 | vo | Data strobes |
| VDSDLY | N3 | 1 | Delayed data strobe |
| VDTACKI | N14 | 1 | DTACK* |
| VDTACKO | P3 | 0 | DTACK* |
| VDTKDLY | K16 | 1 | Delayed DTACK* |
| VECTEN | P13 | 1 | Respond to VMEbus IACK cycle request |
| VIACK | M14 | 10 | IACK* signal |
| VIACKRQ | N15 | 1 | VMEbus IACK cycle request to DARF |
| $\overline{\text { VLWORD }}$ | N17 | VO | Long-word signal |
| VMEGR | L15 | 1 | VMEbus gram input from the ACC |
| VMEOUT | S2 | 1 | Off-card data transfor bus select |
| VMERO | M17 | 0 | VMEbus request output to the ACC |
| $\overline{\text { VRMC }}$ | P17 | vo | Read-modity-write signal |
| VSBSEL. | P5 | 0 | Auxilliary data transfer bus select |
| VSTRBOUT | Q13 | 0 | Address and data strobe transceiver direction |
| $\overline{\text { VWR }}$ | P15 | vo | Write signal |

Table 2c : RESET, CLOCK and MODE SIGNALS

| Symbol | Pin(s) | Type | Name and Function |
| :---: | :---: | :---: | :---: |
| ADLY | J16 | 1 | Delay circuit $A$ input from delay line |
| AOUT | J17 | 0 | Delay circuit $A$ output to delay line |
| BDLY | K15 | 1 | Delay circuit B input from delay line |
| BIMODE | P6 | 1 | Bl-mode ${ }^{\text {TM }}$ signal |
| BIREL | S17 | 0 | Bl-mode ${ }^{\text {TM }}$ release |
| BOUT | K14 | 0 | Delay circuit 8 output to delay line |
| KCLK | S10 | 1 | Clock input, same as the CPU clock |
| LMINT | D2 | 0 | Location Monitor FIFO interrupt |
| RESET | A10 | 1 | Reset input |
| TESTMODE | B9 | 1 | Chip test mode input; for chip fabrication only |
| VMEINT | D3 | $\bigcirc$ | VMEbus related events interrupt |

## TERMINOLOGY

Signals on the VMEbus and those within the circuit card may be active high or active low. Active low signals are defined as being true or asserted when they are at a low voltage, and conversely for active high signals. VMEbus active low signals are indicated by the $*$ suffix, while oncard active low signals that do not connect directly to the VMEbus are indicated with OVERBARS.
Where there is a need to clarify whether a signal is a VMEbus or local signal, a V may be prefixed for VMEbus signals, an L for general local signals, or a K for signals only connecting to the local CPU.

The output type abbreviations used in Tables 3 and 9 are defined in this section. They have both a letter code and a number suffix which indicates their current rating.

For example, the VDATA 31-00 signals are shown as input type CTTL, which are CMOS inputs with normal TTL voltage thresholds, and output type TS4 SR, which are tristateable 4 mA sink and source current outputs with slew rate limiting.

| TP | Totem pole output |
| :--- | :--- |
| TS | Tristate totem pole output |
| OD | Open drain output |
| SR | Slew rate limited output |
| CTTL | CMOS input with TTL threshoids |
| CTIL PD | CMOS input, TTL thresholds, integral pull down |
| CTIL PU | CMOS input, TTL thresholds, integral pull up |

Table 3 : Input and Output Type General Classification

| SIgnal | Input | Output | SIgnal | Input | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADLY | cTL |  | TESTMODE | CTL |  |
| AOUT |  | TP4 | VADDR 31-01 | CTIL | TS4 SR |
| BDLY | CTIL | . | VADDROUT | CTHL | TS4 |
| BIMODE | CTH |  | VAM 05-VAM 00 | CTTL | TS4 |
| $\overline{\text { BIREL }}$ |  | TP2 | VAS | CTIL | TS4 |
| BOUT |  | TP4 | VASDLY | CTH |  |
| $\overline{\text { DARFCS }}$ | CTIL |  | VBERAI | CTH |  |
| DTACKDLY | CTTL |  | VBERRO |  | TP4 |
| KADDR $31-\infty$ | CTH | TS6 | VDATA $31-00$ | CTLL | TS4 SR |
| $\overline{\text { KAS }}$ | CTTL | TS8 | VDATAOUT |  | TP4 |
| KBERR | CTIL | OD8 | $\overline{\text { VDS }}$ - $\overline{\mathrm{DSSO}}$ | CTIL | TS4 |
| KCLK | CTIL |  | VDSDLY | CTH |  |
| KDATA 31 - 00 | CTILPU | TS6 | VDTACKI | CTIL |  |
| $\overline{\mathrm{KDS}}$ |  | TS8 | VDTACKO |  | TP4 |
|  | CTTL | TS8 | VECTEN | CTHL |  |
| $\overline{\mathrm{KFC}} 1$ |  | TS6 | VIACK | CTIL | TS4 |
| $\overline{\text { KFC 2,0 }}$ | CTIL | TS6 | VIACKRQ | CTTL |  |
| $\overline{\text { KHALT }}$ |  | OD12 | VLWORD | CTL | TS4 |
| $\overline{\text { KRMC }}$ | CTIL | TS8 | VMEGR | CTH |  |
| KSIZE1 - KSIZEO | CTIL | TS8 | $\overline{\text { VMEINT }}$ |  | TP2 |
| $\overline{\mathrm{KWR}}$ | CTLL | TS8 | VMEOUT | CTTL |  |
| $\overline{\text { LBGR }}$ | CTTL |  | $\overline{\text { VMERQ }}$ |  | TP2 |
| $\overline{\text { LBRQ }}$ |  | TP2 | $\overline{\text { VRMC }}$ | CTTL | TS4 |
| $\overline{\text { LMINT }}$ |  | TP2 | VSBSEL |  | TP4 |
| $\overline{\text { RAMSEL }}$ |  | TP4 | vStrbout |  | TP4 |
| RESET | CTTL |  | $\overline{\text { WWR }}$ | CTTL | TS4 |

Table 4: AC CHARACTERISTICS (DARF LOCAL BUS MASTERSHIP)
(Commerclal $T_{A}=0^{\circ}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=5 \mathrm{~V} \pm 5 \%$, Military $\mathrm{T}_{\mathrm{A}}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Description | Clk Count | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
|  |  |  |  | Com | Mil |  |
|  | Clock frequency |  | - | 25 | 20 | MHz |
| $\mathrm{t}_{1}$ | KCLK cycle time | - | 40/50 |  |  | ns |
| $\mathrm{t}_{2}$ | KCLK pulse width low | - | 17/22 | - | - | ns |
| $\mathrm{t}_{3}$ | KCLK pulse width high | - | $17 / 22$ | - | - | ns |
| ${ }_{4,5}$ | KCLK rise and fall times | - | - | 5 | 5 | ns |
| $\mathrm{t}_{6}$ | KCLK high to address valid | - | 5 | 40 | 47 | ns |
| $\mathrm{t}_{7}$ | KCLK high to address tri-state | - | 5 | 30 | 35 | ns |
| ${ }_{8}$ | KCLK high to address invalid | - | 5 | - | - | ns |
| $\mathrm{t}_{5}$ | KCLK low to $\overline{\mathrm{KAS}}, \overline{\mathrm{KDS}}$ asserted | - | 4 | 25 | 30 | ns |
| ${ }_{9}{ }_{\text {A }}$ | $\overline{\text { KAS }}$ to $\overline{\mathrm{KDS}}$ skew (read) (Note 1) | - | -15 | 10 | 15 | ns |
| $t_{11}$ | Address valid to KAS asserted | - | 4 | - | - | ns |
| $\mathrm{t}_{12}$ | KCLK low to $\overline{\text { KAS, }} \overline{\text { KDS }}$ negated | - | 4 | 25 | 30 | ns |
| $\mathrm{t}_{13}$ | KAS negated to address invalid (Note 3) | 0.5 | 0 | - | - | ns |
| $\mathrm{t}_{4}$ | $\overline{\mathrm{KAS}}$ width asserted (Note 3) | 2.0 | -5 | - | - | ns |
| $\mathrm{t}_{44}$ | $\overline{\mathrm{KDS}}$ widh asserted (write) (Note 3) | 1.0 | -5 | - | - | ns |
| $\mathrm{t}_{15}$ | $\overline{\mathrm{KAS}}$ \& KDS widh negated (Note 3) | 1.0 | 0 | - | - | ns |
| $\mathrm{t}_{16}$ | KCLK high to $\overline{\text { KAS }}$ tri-state | - | 4 | 25 | 30 | ns |
| ${ }_{17}$ | $\overline{\text { KAS, }}$ KOS high to $\overline{K W R}$ invalid (Note 3) | 0.5 | -2 | - | - | ns |
| $\mathrm{t}_{18}$ | KCLK high to $\overline{\text { KWR }}$ high | - | 4 | 25 | 30 | ns |
| ${ }_{20}$ | KCLK high to KWR low | - | 4 | 30 | 35 | ns |
| $\mathrm{t}_{21}$ | KWR high to KAS asserted (Note 3) | 0.5 | $-5$ | - | - | ns |
| $\mathrm{t}_{22}$ | $\overline{\mathrm{KWR}}$ low to $\overline{\mathrm{KDS}}$ asserted (Notes 3 \& 6) | 1.5 | 0 | - | - | ns |
| $\mathrm{t}_{23}$ | KCLK high to data out valid | - | 5 | 30 | 36 | ns |
| $\mathrm{t}_{25}$ | $\overline{\text { KDS }}$ high to data out invalid (Notes 3 \& 6) | 0.5 | 0 | - | - | ns |
| ${ }_{26}$ | Data out valid to KDS low (Notes 3 \& 6) | 0.5 | -7 | - | - | ns |
| $\mathrm{t}_{27}$ | Data in valid to KCLK low | - | 5 | - | - | ns |
| $\mathrm{t}_{27 \mathrm{~A}}$ | Late KBERR to KCLK high (Notes 5) | - | 5 | - | - | ns |
| $\mathrm{t}_{28}$ | KDSACK high to next S2 low | - | 5 | - | - | ns |
| $\mathrm{t}_{29}$ | $\overline{\mathrm{K} D S}$ high to data hold time | - | 0 | - | - | ns |
| ${ }_{31}$ | $\overline{\text { KDSACK }}$ low to data in valid (Notes 2 \& 3) | 1.0 | - | 2 | 5 | ns |
| $\mathrm{t}_{46}$ | $\overline{\text { KWR }}$ width low (Notes 3) | 4.0 | -5 | - | - | ns |

Table 4 : AC CHARACTERISTICS (DARF LOCAL BUS MASTERSHIP) ${ }^{\text {CONT }}$
(Commercial $T_{A}=0^{\circ}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=5 \mathrm{~V} \pm 5 \%$, Military $\mathrm{T}_{A}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Description | Cik <br> Count | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
|  |  |  |  | Com | Mil |  |
| $\mathrm{t}_{47 \mathrm{~A}}$ | Asynchronous input setup time (Notes 5) | - | 5 | $\bullet$ | - | ns |
| $t_{478}$ | Asynchronous input hold time | - | 5 | - | - | ns |
| $\mathrm{t}_{48}$ | $\overline{\text { KDSACK }}$ asserted to KBERR low (Notes 3, 4) | 2.5 | $\bullet$ | 0 | 0 | ns |
| $\mathrm{t}_{53}$ | Data out hold from KCLK high | - | 5 | - | - | ns |

## Notes:

1. This number can be reduced to 2 ns if strobes have equal loads.
2. If the asynchronous setup time $\left(t_{47}\right)$ requirements are met, the KDSACKn low to data setup time $\left(t_{31}\right)$ can be ignored. The data must only satisfy the data-in to clock low setup time $\left(t_{27}\right)$ for the following clock cycle, KBERR must only satisty the later KBERR/ low to clock high setup time ( $\mathrm{t}_{27 \mathrm{~A}}$ ) for the following clock cycle.
3. This timing parameter is the sum of the number listed and the product of the CLK COUNT times the period of the CPU clock. eg: $\mathrm{t}_{21}=-5+\left(0.5 \times \mathrm{t}_{\text {KCLK }}\right) \mathrm{ns}$
4. This specification applies to the first KDSACKn signal asserted. In the absence of KDSACKn $\overline{\mathrm{KBERR}}$ is an asynchronous input using the asynchronous input setup time ( $t_{47}$ ). Timing paramter $t_{27 \mathrm{~A}}$ must also be met for a late KBERR.
5. This timing parameter applies for all asynchronous inputs: $\overline{\text { KDSACKO }}, \overline{K D S A C K i}, \overline{K B E R R}, \overline{L B G R}$ and $\overline{\text { VMEGR. }}$
6. Actual value depends on the clock input waveform.

Table 5: AC CHARACTERISTICS (DARF BUS ARBITRATION)
(Commercial $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, Military $\mathrm{T}_{\mathrm{A}}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Description | CIk Count | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
|  |  |  |  | Com | Mil |  |
| $t_{90}$ | KCLK low to LBRQ asserted | - | 3 | 20 | 25 | ns |
| $\mathrm{t}_{91}$ | KCLK low to [BRQ negated | - | 3 | 20 | 25 | ns |
| $\mathrm{t}_{82}$ | KCLK low to VMERQ asserted | - | 3 | 20 | 25 | ns |
| $\mathrm{t}_{93}$ | KCLK low to VMERQ negated | - | 3 | 20 | 25 | ns |
| $\mathrm{t}_{94}$ | KCLK high to KADDR, $\overline{K F C}, \overline{K S I Z E}$ buses driven | - | 5 | - | - | ns |
| ${ }^{\text {t }} 9$ | $\overline{\text { LBGR }}$ low to DARF S0 (Note 1) | 3.5/4.5 | - | - | - | $t_{\text {KCLK }}$ |

## Notes:

1. This timing parameter is the sum of the number listed and product of the CLK COUNT times the period of the CPU clock.
eg: $t_{21}=-5+\left(0.5 \times t_{\text {KCLK }}\right) \mathrm{ns}$

Figure 3 : INPUT CLOCK WAVEFORM TIMING


Figure 4a : DARF MASTER INTERFACE, MEMORY READ


Figure 4b : DARF MASTER INTERFACE, MEMORY WRITE


Figure 5 : DARF BUS ARBITRATION, CPU BUS REQUEST


Note: $\overline{\text { LBRQ }}$ is only released if another cycle is not pending. If $\overline{\text { LBRQ }}$ is released early, it is done 2 clocks after $\overline{K A S}$ is asserted.

Figure 6 : DARF BUS ARBITRATION, CPU BUS REQUEST


Note: $\overline{\mathrm{VMEREQ}}$ is shown negated here for timing purposes only.

Table 6: AC CHARACTERISTICS (DARF LOCAL BUS SLAVE INTERFACE)
(Commercial $T_{A}=0^{\circ}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=5 \mathrm{~V} \pm 5 \%$, Military $\mathrm{T}_{A}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Descriptlon | Cik Count | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Man | Max |  |  |
|  |  |  |  | Com | Mil |  |
| ${ }_{80}$ | $\overline{\text { KWR, etc valid to S3 low (Note 1) }}$ | - | - | 26 | 40 | ns |
| $t_{61}$ | $\overline{\text { KAS }}$ setup to S3 low | - | 5 | - | - | ns |
| $\mathrm{t}_{614}$ | $\overline{\text { KAS }}$ delay from S1 low | $\cdot$ | 2 | - | - | ns |
| ${ }_{6}{ }_{6}$ | KCLK tow to data valid (read) | - | 5 | 40 | 80 | ns |
| ${ }_{6}{ }_{6}$ | S3 low to KDSACKn asserted | - | 5 | 30 | 40 | ns |
| ${ }_{64}$ | So high to address invalid | - | 0 | - | - | ns |
| $\mathrm{t}_{65}$ | Address valid to S3 low (Note 1) | - | - | 26 | 40 | ns |
| $\mathrm{t}_{66}$ | S5 low to KAS high | - | 0 | - | - | ns |
| $\mathrm{t}_{67}$ | $\overline{\mathrm{KAS}}$ high to $\overline{\mathrm{KDSACKn}}$ high | - | 3 | 20 | 30 | ns |
| $\mathrm{t}_{68}$ | Solow to KDSACKn tri-state | - | 4 | 25 | 35 | ns |
| $t_{69}$ | $\overline{\mathrm{KAS}}$ high to data tri-state (read) | - | 5 | 35 | 40 | ns |
| $\mathrm{t}_{7}$ | $\overline{\mathrm{KAS}}$ high to $\overline{\mathrm{KWR}}$ invalid (Note 1) | - | - | 10 | 12 | ns |
| $\mathrm{t}_{71}$ | Data setup time to 54 low | - | 5 | - | - | ns |
| $\mathrm{t}_{72}$ | $\overline{\mathrm{KAS}}$ high to $\overline{\mathrm{KFC}}[2-0]$ invalid | - | 0 | - | - | ns |
| $\mathrm{t}_{73}$ | $\overline{\text { KAS }}$ high to KSIZE[ $1-0]$ invalid (Note 1) | - | - | 10 | 12 | ns |
| $\mathrm{t}_{74}$ | $\overline{\mathrm{KAS}}$ high to data invalid (read) | - | 4 | 20 | 25 | ns |
| $\mathrm{t}_{75}$ | KCLK low to $\overline{\text { RAMSEL }}$ low, VMEout | - | 4 | 25 | 30 | ns |
| $\mathrm{t}_{76}$ | $\overline{\text { KAS }}$ high to $\overline{\text { RAMSEL }}$ high, VMEout | - | 3 | 20 | 25 | ns |
| $\mathrm{t}_{71}$ | KCLK high to $\overline{\text { RAMSEL }}$ low, VMEin | - | 4 | 21 | 25. | ns |
| $t_{78}$ | KCLK high to $\overline{\text { AAMSEL }}$ high, VMEin | - | 3 | 20 | 25 | ns |
| $\mathrm{t}_{79}$ | Address valid to VSBSEL low | $\cdot$ | 23 | 40 | 55 | ns |
| ${ }_{80}$ | $\overline{\text { KAS }}$ high to VSBSEL high | - | 2 | 15 | 20 | ns |
| ${ }_{81}$ | KCLK low to LMINT low | - | 7 | 35 | 45 | ns |
| ${ }_{82}$ | KCLK low to BIREL low | - | 4 | 25 | 30 | ns |
| $\mathrm{t}_{83}$ | KCLK low to BIREL high | - | 3 | 20 | 25 | ns |

Note:

1. This timing parameter is actually a minimum time which must be provided for the given operation condition.

Figure 7a : DARF SLAVE INTERFACE, CPU REGISTER READ


Figure 7B : DARF SLAVE INTERFACE, CPU REGISTER WRITE


Figure 8 : DARF SLAVE INTERFACE, VSB and DVA DECODING


Note: $\overline{\text { DVA }}$ and $\overline{\text { VSBSEL }}$ will not be asserted on the same cycle. Both are shown here for illustration only.

Figure 9 : DARF SLAVE INTERFACE, CPU LOCATION MONITOR WRITE


Note:
This diagram assumes that the CPU is allowed access to the Location Monitor without waiting for the VMEbus to finish a write cycle.
If the VMEbus is writing to the FIFO, a minimum of two wait states are added, depending on the DSB* release time of the VME master.
If the LM FIFO is full, wait states are added indefinitely.

Table 7: AC CHARACTERISTICS (DARF VMEbus MASTERSHIP)
(Commerclal $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, Military $\mathrm{T}_{\mathrm{A}}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Description | CIk <br> Count | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
|  |  |  |  | Com | Mil |  |
| $\mathrm{t}_{100}$ | S1 clock low to VMERQ asserted (Note 3) | 4 | 3 | 20 | 25 | ns |
| $\mathrm{t}_{101}$ | VADDR, VAM valid to VAS asserted | $\bullet$ | 38 | $\bullet$ | - | ns |
| $\mathrm{t}_{102}$ | $\overline{\text { VWR }}$ valid to VDSa asserted (Note 3) | 1 | 30 | $\bullet$ | $\bullet$ | ns |
| $t_{103}$ | VDATA valid to VDSa asserted | - | 40 | - | - | ns |
| $t_{104}$ | $\overline{\text { VAS }}$ asserted to VDSa asserted | - | 2 | - | - | ns |
| $\mathrm{t}_{105}$ | VDTACKI low to VDSb negated, Decoupled VME access | - | 5 | 30 | 35 | ns |
| $t_{105 A}$ | VDTACKI low to VDSb negated, Atomic VME access (Note 4) | - | 45 | 70 | 75 | ns |
| $\mathrm{t}_{106}$ | $\overline{\text { VDTACKI low to } \overline{\text { VAS }} \text { negated, }}$ Decoupled VME access with cycle pending | - | 5 | 35 | 40 | ns |
| $t_{107}$ | $\overline{\text { VDTACKI }}$ low to $\overline{\text { VAS }}$ negated, <br> Decoupled VME access without cycie pending | - | 15 | 85 | 100 | ns |
| $\mathrm{t}_{107 \mathrm{~A}}$ | $\overline{\text { VDTACKI low to } \overline{\text { VAS }} \text { negated, }}$ Atomic VME access (Note 4, 5 \& 6) | - | 55 | 125 |  | ns |
| $\mathrm{t}_{108}$ | VME buffers tri-state to $\overline{\text { VAS }}$ negated | - | 3 | 20 | 25 | ns |
| $\mathrm{t}_{109}$ | VADDROUT low to VME buffers tri-state | - | 0 | 5 | 6 | ns |
| $\mathrm{t}_{110}$ | VDATAOUT low to VDATA tri-state | - | 1 | 7 | 9 | ns |
| $\mathrm{t}_{111}$ | VMEGR low to VADDROUT, VDATAOUT asserted (Note 3) | $2 / 3$ | 4 | 25 | 30 | ns |
| $t_{112}$ | VADDROUT asserted to $\overline{\text { VAS }}$ low (Note 3) | 1 | 45 | 75 | 85 | ns |
| $\mathrm{t}_{113}$ | $\overline{\text { VAS }}, \overline{\text { VDSn }}$ minimum high time (Note 4) | - | 45 | - | - | ns |
| $t_{114}$ | VME cycle time, $\overline{\text { VAS }}$ to $\overline{\text { VAS }}$ (Note 1) | - | 101 | 173 | 194 | ns |
| $\mathrm{t}_{115}$ | VDTACKI high to VDSa asserted | - | 5 | - | - | ns |
| $t_{116}$ | $\overline{\text { VDSa }}$ low to VDTACKI asserted | - | 20 | $\bullet$ | $\bullet$ | ns |
| $t_{117}$ | $\overline{\text { VDSa }}$ low to VDSb low (Note 7) | - | 0 | 5 | 7 | ns |
| $\mathrm{t}_{118}$ | $\overline{\text { VDTACKI }}$ low to KDSACKn asserted (Note 2, 4) | - | 45 | 75 | 80 | ns |
| $\mathrm{t}_{119}$ | $\overline{\text { VMEGR }}$ low to $\overline{\text { VAS }}$ asserted (Note 3, 4 \& 8) | $3 / 4$ | 50 | 100 | 115 | ns |
| $\mathrm{t}_{120}$ | AOUT edge to ADLY edge | - | 37 | 43 | 43 | ns |
| $\mathrm{t}_{121}$ | BOUT high to BDLY high | $\cdot$ | 37 | 43 | 43 | ns |
| $\mathrm{t}_{122}$ | $\overline{\text { VDTACKI low to VDTKDLY }}$ low | - | 35 | 45 | 45 | ns |

[^0]Notes:

1. This cycle time applies only to the DARF operating in loopback mode. This time represents the maximum obtainable transfer rate under ideal conditions.
2. This parameter applies to Atomic VME accesses only.
3. This timing parameter is the sum of the number listed and product of the CLK COUNT times the period of the CPU clock.

$$
\text { eg: } \mathrm{t}_{21}=-5+\left(0.5 \times t_{\text {KCLK }}\right) \mathrm{ns}
$$

4. This parameter assumes that a 40 ns delay line is used to generate ADLY, BDLY, $\overline{\text { VDSDLY }}$, and $\overline{\text { VDTKDLY }}$.
5. In the case of RMW cycles, the release time of $\overline{K R M C}$ controls the release of $\overline{V A S}$ when the TASCON bit is set. The release of $\overline{K R M C}$ controls the release of VADDR, VAM, and $\overline{\text { VRMC }}$ regardless of the state of the TASCON bit.
6. The minimum low time for VAS is ( $3 \times \mathrm{t}_{\mathrm{KCLK}}-5 \mathrm{~ns}$ ) and may override this parameter, depending on the Slave Response time.
7. If the loading on the two outputs is equal, the skew can be reduced to 2 ns .
8. This parameter assumes that previous VMEbus cycle is complete and that VMEbus ownership can be taken without further delay.


Figure 10a: DARF VME MASTER INTERFACE, SINGLE DECOUPLED WRTTE


Figure 10a : DARF VME MASTER INTERFACE, MULTIPLE DECOUPLED WRITE

Flgure 11 : DARF VME MASTER INTERFACE, ATOMIC WRITE

Figure 12 : DARF VME MASTER INTERFACE, SINGLE READ

Figure 13 : DARF DELAY LINE TIMING, VMEbus MASTER CYCLES


Figure 14 : DARF MASTER INTERFACE, VMEbus Iack CYCLE


Table 8: AC CHARACTERISTICS (DARF VMEbus SLAVE INTERFACE)
(Commercial $T_{A}=0^{\circ}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, Military $\mathrm{T}_{\mathrm{A}}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Description | Clk <br> Count | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
|  |  |  |  | Com | Mil |  |
| $\mathrm{t}_{130}$ | VADDR, VAM, VLWORD, VIACK setup to VAS low | - | 5 | - | - | ns |
| $t_{131}$ | $\overline{\text { VAS }}$ low to VASDLY low | - | 15 | 25 | 25 | ns |
| $\mathrm{t}_{132}$ | VDATA, $\overline{\text { WWR setup to } \overline{\text { VDSa }} \text { low }}$ | - | 5 | - | - | ns |
| $\mathrm{t}_{133}$ | $\overline{\mathrm{VDSn}}$ edge to $\overline{\mathrm{VDSDLY}}$ edge | - | 35 | 45 | 45 | ns |
| $\mathrm{t}_{134}$ | SR, RXFIFO write without holdoff (Note 1 \& 4) | - | 45 | 65 | 70 | ns |
| $\mathrm{t}_{135}$ | SR, LM write without holdoff (Note 1\& 4) | $3 / 4$ | 50 | 75 | 80 | ns |
| $\mathrm{t}_{136}$ | SR, LM write with CPU holdoff (Note 1 \& 4) | $6 / 7$ | 50 | 75 | 80 | ns |
| $\mathrm{t}_{137}$ | SR, Atomic (minimum) (Note 5) | 11.5/12.5 | 4 | 35 | 40 | ns |
| ${ }_{1}{ }_{138}$ | $\overline{\text { VDSa }}$ low to LMINT asserted (Note 1 \& 4) | 1.5/2.5 | 50 | 85 | 90 | ns |
| $\mathrm{t}_{139}$ | $\overline{\text { VDSa }}$ bw to $\overline{\text { VBERRO }}$ asserted, illegal VMEin cycle (Note 2, 4\&6) | - | 45 | 65 | 70 | ns |
| $\mathrm{t}_{140}$ | $\overline{\text { VDSb }}$ high to $\overline{\text { VDTACKO }}$ negated, VMEbus write cycle to DARF | - | 5 | 30 | 35 | ns |
| $\mathrm{t}_{140 \mathrm{~A}}$ | $\overline{\text { VDSb }}$ high to $\overline{\text { VDTACKO }}$ negated, VMEbus read cycle to DARF (Note 4) | $\cdot$ | 45 | 70 | 75 | ns |
| $\mathrm{t}_{141}$ | VDATAOUT negated to VDTACKO negated | - | -1 | 0 | 1 | ns |
| $\mathrm{t}_{142}$ | VADDR, VAM, $\overline{\text { VLWORD }}, \overline{\text { VIACK }}$ hold time from VDTACKO low | - | 0 | - | - | ns |
| $\mathrm{t}_{143}$ | $\overline{\mathrm{VDSn}}$ low to $\overline{\mathrm{LBRQ}}$ asserted, Atomic VMEin cycle | $2 / 3$ | 3 | 20 | 25 | ns |
| $\mathrm{t}_{144}$ | VECTEN low to VDATA asserted (Note 3) | 0.5/1.5 | 5 | 35 | 40 | ns |
| $\mathrm{t}_{145}$ | VECTEN low to VDTACKO asserted (Note 3) | 213 | 3 | 20 | 25 | ns |
| $\mathrm{t}_{46}$ | $\overline{\text { VDSDLY }}$ low to $\overline{\text { VDTACKO }}$ asserted, Decoupled VMEin cycle (Note 1) | - | 4 | 25 | 30 | ns |
| $\mathrm{t}_{147}$ | $\overline{\text { KDSACKn }}$ low to VDTACKO asserted BERRCHK $=0$ (Note 3) | 1.5/2.5 | 5 | 35 | 40 | ns |
| $\mathrm{t}_{147 \mathrm{~A}}$ | $\overline{\text { KDSACKn }}$ low to VDTACKO asserted BERRCHK $=1$ (Note 3) | 2.5/3.5 | 5 | 35 | 40 | ns |
| $\mathrm{t}_{148}$ | KCLK high to VBERRO or VDTACKO asserted, Atomic VMEin cycle | - | 5 | 35 | 40 | ns |
| $\mathrm{t}_{149}$ | Pulse width, late $\overline{\text { KBERR }}$ width (Note 7) | - | 10 | $\mathrm{t}_{\text {cuk }}$ | $\mathrm{t}_{\text {clk }}$ | ns |

Notes: see next page

## Notes:

1. This parameter assumes that there is space in the Message/Receive FIFO to receive the data.
2. This parameter applies only to accesses to protected memory and Message FIFO read cycles.
3. This timing parameter is the sum of the number listed and product of the CLK COUNT times the period of the CPU clock.
eg: $\mathrm{t}_{21}=-5+\left(0.5 \times \mathrm{t}_{\text {KCLK }}\right) \mathrm{ns}$
4. This parameter assumes that a 40 ns delay line is used to generate ADLY, BDLY, $\overline{\mathrm{VDSDLY}}$, and $\overline{\mathrm{VDTKDLY}}$.
5. This slave response parameter assumes that the $\overline{L B G R}$ is returned in time to be sampled on the next falling edge of KCLK after $\overline{\mathrm{LBRa}}$ is asserted. Additional clocks will have to be added to account for bus arbitration time.
6. This parameter applies when an illegal access to the DARF is attempted by the VMEbus, i.e, read access to the location monitor or illegal access to protected memory.
7. When KBERR is received late, it is latched internally for the DARF's use. $\overline{K B E R R}$ needs to be negated before the next local bus cycle starts.

Figure 15 : DARF SLAVE INTERFACE, VME DECOUPLED WRITE

Figure 16 : DARF VME SLAVE INTERFACE, DECOUPLED WRITE


Figure 17 : VMEbus SLAVE INTERFACE, LOCATION MONITOR WRITE


Note:
The Slave Response time for Location Monitor writes is extended an additional 3 clocks it the CPU is writing to the FIFO when the VMEin cycle occurs.

Figure 18a : DARF SLAVE INTERFACE, MEMORY READ with BERRCHK CLEARED


Figure 18b : DARF SLAVE INTERFACE, MEMORY READ with BERRCHK SET


Figure 18b : DARF SLAVE interface, MEMORY READ with LATE KBERR


Figure 20 : DARF VME SLAVE INTERFACE, ILLEGAL ACCESS


Note:
This timing applies to VMEbus attempts to read the Location Monitor or to illegally access protected memory.

Figure 21 : DARF DELAY LINE TIMING, VMEbus SLAVE CYCLES


Note:
On VMEbus write cycles to the DARF, $\overline{\text { VDTACKO }}$ is negated with $\overline{\text { VDSB }}$ instead of $\overline{\text { VDSDLY }}$.

Table 9: DCCHARACTERISTICS
(Commerclal $T_{A}=0^{\circ}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, Milltary $\mathrm{T}_{\mathrm{A}}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current CTIL | $V_{1 N}=V_{\text {DD }}$ | - | 1 | 10 | $\mu \mathrm{A}$ |
|  | CTTL PU |  | - | - | 40 | $\mu \mathrm{A}$ |
| In | Input LOW Current CTLL | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {Ss }}$ | - | -1 | -10 | $\mu \mathrm{A}$ |
|  | CTILPU |  | -8 | -30 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{oz}}$ | Tri-state Output Leakage Current |  | -10 | $\pm 1$ | 10 | $\mu \mathrm{A}$ |
| $\mathrm{v}_{\mathrm{HL}}$ | Input LOW Vottage CTLL |  | - | - | 0.8 | V |
|  | CTTL PU |  | - | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage CTLL | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | 2.0 | - | - | V |
|  | CTTLPU | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | 2.0 | - | - | V |
|  | CTLL | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ | 2.25 | - | - | V |
|  | CTIL PU | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ | 2.25 | - | - | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Voltage Output HIGH TP2 | $\begin{aligned} & 0^{\circ} \text { to } 70^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{OH}^{\prime}}=-2 \mathrm{~mA} \end{aligned}$ | 2.4 | 4.5 | - | v |
|  | TP4 | $\mathrm{l}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
|  | TS4 | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
|  | TS4 SR | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
|  | TS6 | $\mathrm{l}_{\mathrm{OH}}=-6 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
|  | TS8 | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Voltage Output HIGH TP2 | $\begin{aligned} & -55^{\circ} \text { to } 125^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA} \end{aligned}$ | 2.4 | 4.5 | - | v |
|  | TP4 | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
|  | TS4 | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
|  | TS4 SR | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
|  | TS6 | $\mathrm{I}_{\mathrm{OH}}=-4.8 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |
|  | TS8 | $\mathrm{I}_{\mathrm{OH}}=-6.4 \mathrm{~mA}$ | 2.4 | 4.5 | - | V |

Table 9: DCCHARACTERISTICS ${ }^{\text {CONT }}$
(Commercial $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, Military $\mathrm{T}_{\mathrm{A}}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $v_{a}$ | Voltage Output LOW TP2 | $\begin{aligned} & 0^{\circ} \text { to } 70^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{a}}=2 \mathrm{~mA} \end{aligned}$ | - | 0.2 | 0.4 | V |
|  | TP4 | $\mathrm{l}_{\mathrm{a}}=4 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | TS4 | $\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | TS4 SR | $\mathrm{IOH}^{\text {}}=4 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | TS6 | $\mathrm{I}_{\mathrm{a}}=6 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | TS8 | $\mathrm{l}^{\prime}{ }^{\text {a }}=8 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | OD8 | $l^{\prime}=8 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | OD12 | $\mathrm{l}_{\mathrm{a}}=12 \mathrm{~mA}$ | - | 0.2 | 0.4 | v |
| $v_{\alpha}$ | Voltage Output LOW TP2 | $\begin{aligned} & -55^{\circ} \text { to } 125^{\circ} \mathrm{C} \\ & \mathrm{l}_{\mathrm{L}}=1.6 \mathrm{~m} \end{aligned}$ | - | 0.2 | 0.4 | v |
|  | TP4 | $\mathrm{I}_{\mathrm{ol}}=3.2 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | TS4 | $\mathrm{IOH}=3.2 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | TS4 SR | $\mathrm{IOH}=3.2 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | TS6 | $\mathrm{I}^{\text {a }}=4.8 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | TS8 | ${ }^{\prime}{ }^{\prime}=6.4 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | OD8 | $\mathrm{I}_{\mathrm{O}}{ }^{\text {a }}=6.4 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | OD8 | $\mathrm{I}_{\mathrm{a}}=6.4 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |
|  | OD12 | $\mathrm{I}_{\mathrm{L}}=9.6 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |

Note that the type abbreviations used above have a number suffix which indicates the current rating. The letter prefixes are defined in the Terminology section, just before Table 3.

Table 10 : CAPACITIVE LOADING

| Symbol | Parameter | Test Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  | - | 10 | - | pF |
| $C_{10}$ | Bidirectional Pin Capacitance TS4, TS4 SR, TS6, TS8, OD12 |  | - | 14 | - | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Pin Capacitance TP2, TP4, OD8 |  | - | 13 | - | pF |

Note that the maximum capacitive loads under recommended operating conditions for outputs driving the local bus, that is, all signals beginning with $K$, is 1300 pF . The maximum capacitive load for all outputs is 85 pF .

Table 16: RECOMMENDED OPERATING CONDITIONS

| DC Supply Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | +4.5 V to +5.5 V |
| :--- | ---: |
| Power Dissipation $\left(\mathrm{PDD}_{\mathrm{DD}}\right)$ | 1 W |
| Ambient Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right.$ Commercial) | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right.$ Military) | $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |

The power dissipation figure is based on typical internal logic dissipation plus the worst case set of outputs simultaneously active with maximum rated loads.

Table 17 : ABSOLUTE MAXIMUM RATINGS

| DC Supply Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | -0.3 to +7.0 V |
| :--- | :---: |
| Input Voltage $\left(\mathrm{V}_{1 \mathbb{N}}\right)$ | -0.3 to $\mathrm{V}_{\mathrm{DO}}+0.3 \mathrm{~V}$ |
| DC Input Current $\left(\mathrm{I}_{\mathbb{N}}\right)$ | -10 to +10 mA |
| Storage Temperature, ceramic $\left(\mathrm{T}_{\mathrm{STG}}\right)$ | $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature, plastic $\left(\mathrm{T}_{\mathrm{STG}}\right)$ | $-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ |

Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliablility.

## FUNCTIONAL DESCRIPTION

The DARF provides an address and data path to link a CPU to a VMEbus, including the logic required to perform data transfers as a master or a slave on local or VMEbus. Transmit and receive paths of the DARF each run in one of two operating modes: atomic or decoupled. In atomic mode, a cycle initiated on one port of the DARF does not finish until the DARF has initiated and completed that cycle on its other port. The decoupled mode allows cycles on one port to be completed and queued within the DARF for later dispatch to the other port. The decoupled mode has inherently higher transfer rates than the atomic mode.

## Memory Map

The DARF is a two port device with 32 -bit addressing and 32-bit data on each port. The 4 Gbyte memory maps are different for each port. A cycle that is generated to select the VMEbus port of the DARF from a VMEbus master is generated on the local bus as a 68020 -like bus cycle, with the data shifted to the byte lanes appropriate for the data size indicated in the VMEbus transfer.

A cycle generated by the local CPU for the VMEbus is signalled to the DARF by having the local logic assert the VMEOUT (device wants bus) input. This cycle is interpreted according to the memory map of Figure 22 to generate the appropriate cycle on the DARF VMEbus port.

The DARF treats the 4 Gbyte space viewed from the local port as 32-128 Mbyte pages numbered 0 through 31, starting from address 0 . Accesses to VMEbus A24:D16 space are through the lowest 16 Mbytes of page 0 (default) or page 31 as determined by register selection. The same is true of A24:D32 transfers through the second 16 Mbytes of page 0 (default) or page 31. A24 can also be disabled entirely, causing these locations to generate A32:D32 VMEbus cycles in those address ranges.

The upper 64 Kbytes of page 31 causes A16:D16 cycles to be generated, if A16 mode is enabled (default). Otherwise, this area causes A32:D32 cycles.

The BUSSEL register within the DARF allows each of the 32 pages to be individually forced to generate a VSBSEL signal instead of a VMEbus access. This is useful whenever a major peripheral bus, like a VME Subsystem Bus (VSB), is present. The default setting is for all pages to generate VMEbus accesses.

Aside from the areas mentioned above, accesses with VMEOUT asserted generate A32:D32 VMEbus cycles.

## Bus Master Operation

Bus master operation implies that the DARF is generating a cycle on its VMEbus port. If the logic within the DARF indicates that the cycle should not be generated on the VMEbus (BUSSEL register), the DARF asserts the VSBSEL signal until the local cycle is terminated. The DARF does not decouple these cycles, and they proceed regardiess of the DARF BI-mode ${ }^{\text {T }}$ status.

## VMEbus Requesting

Accesses to the VMEbus may be requested by the DARF for any of the following:

- A local read cycle to the VMEbus
- An atomic mode write cycle from the local bus to the VMEbus
- VIACKRQ signal is requesting a VMEbus interrupt acknowledge cycle
- Cycles are queued in the transmit FIFO
- A local cycle with $\overline{\text { KRMC }}$ asserted accesses the VMEbus


## Deadiocks

If, while requesting the VMEbus for the first three cases above, an incoming atomic cycle is received from the VMEbus, then the DARF assents KBERR and KHALT to instruct the local device to relinquish the local bus then retry its cycle. The incoming VMEbus cycle then finishes normally, before the CPU is allowed to retry its cycle. If an incoming atomic cycle occurs during the last case above, the DARF issues only KBERR locally. This is required to terminate local KRMC cycles which will not otherwise relinquish the local bus.

## Transactions Performed

When generating VMEbus cycles in A24 or A16 mode, the DARF sets all unused address lines to logic 1 . The address modifier codes generated by the DARF during VMEbus cycles indicate the addressing mode (A32, A24 or A16) and the access type (user/supenvisor program/ data). Interrupt acknowledge cycles generated by the DARF use AM code 2E if A16 mode is enabled, or code OE otherwise.

The DARF uses the $\overline{\text { KDSACK0 }}$ and $\overline{\text { KDSACK1 }}$ signals to indicate to the CPU the size of data being transfered in


Figure 22 : DARF MEMORY MAP
any given transaction. Accesses to D32 space result in both KDSACKO and KDSACK1 being asserted if the accoss is aligned ( $\mathrm{A} 01=\mathrm{A} 00=0$ ). All other VMEbus cycles requested by the CPU result in the assertion of KDSACK1 only. The DARF supports unaligned transfers as generated by Motorola 68020/030 microprocessors.

## Locked Transactions

Two classes of locked transactions concern the DARF; single address locked transactions and multi-address locked transactions. These classes correspond to the 68020 TAS and CAS2 instructions respectively.
During cycles where KRMC is asserted (locked cycles) on the local bus, the DARF retains control of the VMEbus, until all cycles making up the locked transaction are complete. Note that this is insufficient to guarantee the indivisibility of a locked transaction, since it may not prevent access by other devices to the memory on the slave module during the locked transaction (though it does if the slave is another DARF).

For single address locked transactions, the VMEbus specification allows AS* to remain asserted for all cycles of the transaction. To enable this feature, the TASCON control bit must be set within the DARF. Caution: the use of the TASCON mode with multi-address locked transactions may cause the failure of those transactions.

During all types of locked transactions, the DARF asserts its VRMC output. This output may be routed to the VMEbus P2 Reserved pin for transmission to a similarly equipped slave. It is recommended that this connection be made through a jumper block in case a different use is envisaged for this VMEbus pin. If the slave module(s) participating in the locked transaction are capable of responding to the VRMC/ signal (eg: DARF equipped module), all locked transactions can be made indivisible.

During a locked transaction to the VMEbus, an incoming transaction causes the attempted locked transaction to be terminated, with a bus error, when bus control has not been acquired.

## Atomic Mode

In atomic mode accesses, the CPU transfer is notqueued by the transmit FIFO; the CPU becomes directly linked to the VMEbus once ownership is established. The CPU enters wait states until a DTACK* or BERR* is gener-
ated by the VMEbus slave and passed back through the DARF. Only then can the CPU terminate the local cycle and proceed to the next.

If a BERR* is received during a VMEbus transaction, the VBERR flag will be set in the DARF and the VMEINT output asserted. The DARF does not initiate any further cycles on the VMEbus until the VBERR flag is cleared. The VMEINT output remains asserted as long as the VBERR flag is asserted.

Read, locked and internupt acknowledge cycles are always atomic. Write cycles are atomic if the transmit FIFO is in atomic mode. Atomic cycles are blocked, if cycles are queued in the transmit FIFO, until the FIFO has cleared. This is required to ensure data integrity.

## Decoupled Mode

When the CPU writes to the VMEbus with the transmit FIFO in decoupled mode, the local cycle finishes in one wait state. The transmit FIFO is 7 stages deep and contains all queued decoupled writes and DMA writes. When the FIFO becomes non-empty, it causes a request for the VMEbus.

Similar to the atomic mode, a decoupled cycle ending in BERR* during transfer across the VMEbus results in VBERR being set, VMEINT asserted and the transmit FIFO to be frozen. The transmission of data does not resume until the VBERR flag is cleared. The address, data and control information for the failed cycle are saved in DARF registers so that the CPU can determine which access failed. The DARF does not have the capability to retry the failed cycle.

Decoupled writes to a full transmit FIFO are blocked until there is sufficient room to queue the transaction.

## Interrupt Acknowledge Cycles

When the VIACKRQ input to the DARF is asserted, the DARF attempts an atomic VMEbus cycle (once the transmit FIFO is clear). The VMEOUT signal should not be asserted during this cycle. The DARF performs a VMEbus 8 -bit interrupt acknowledge cycle using address lines VADDR 03 - VADDR 01 to indicate the interrupt level being acknowledged. The 8 -bit interrupt vector is presented on local data bits KDATA 31 - KDATA 24 upon successful completion of the interrupt acknowledge.

## Bus Slave Operations

The DARF does not respond to any VMEbus accesses as a slave until its base address, image size and access protection attributes have been initialized by the local CPU. The DARF can present A32 and A24 (but not A16) slave images of different size to the VMEbus. Cycles supported as a slave are reads, writes, interrupt acknowledges and locked transactions. The local CPU can access the slave image of its own DARF, though such accesses would result in the DARF asserting its RAMSEL output only, with no VMEbus signals being affected.

The A32 slave image may be programmed to begin on any 128 Mbyte boundary. The size of the A32 slave image can be any binary increment from 4 Kbytes to 128 Mbytes.

The A24 slave image may have a size of 512 Kbytes, 1, 2 or 4 Mbytes. The base of the slave image may be an integer multiple of the size chosen.

All three methods of addressing local resources; direct access, A24 slave image access and A32 slave image access, should point to the same memory locations. To fulfill this intent, the A24 image should be on a boundary appropriate to the amount of memory available on the module, irrespective of the slave image size selected.

The DARF responds to supervisory and nonprivileged program or data accesses if the address and address modifiers fall within an enabled slave image. Part or all of such a slave image may be protected from write cycles only, or from both read and write cycles from the VMEbus (see Register Description section). Access to a protected location with a protected cycle type results in the termination of the VMEbus cycle in BERR*. Locked cycles to an area that is write protected return BERR* on the write cycles of the transaction only. Note that access protection should be initialized before a slave image is enabled.

## Error Checking

A DARF access to the local bus that ends in $\overline{\mathrm{KBERR}}$ or $\overline{\text { KBERR }}$ and KDSACK is interpreted by the DARF to have terminated in error. The DARF sets its internal LBERR flag and asserts the VMEINT output. If the cycle is an atomic access from the VMEbus, then that VMEbus cycle is terminated in BERR*.

Beyond the capabilities outlined above, the DARF is capable of checking for a late bus error indication on local bus accesses. With the BERRCHK control bit set, the DARF interprets a KBERR received up to 2 clock cycles after KDSACK as a signal to terminate the cycle in error, with the consequences outlined above. The DARF therefore waits 2 clock cycles after local completion of an atomic slave access before deciding whether to terminate the VMEbus cycle in BERR* or DTACK*.

The KDSACK encoding used to terminate the local cycle during slave access from the VMEbus is irrelevant since the VMEbus does not support dynamic bus sizing. Any KDSACK encoding successfully terminates a DARF generated local bus cycie.

## Decoupled Mode

When changing the receive FIFO between atomic and decoupled modes, incoming VMEbus cycles must be disabled. The VINEN control bit should first be cleared, the PXATOM control bit changed, then VINEN reasserted.
In decoupled mode, the DARF decodes the access to determine if it is a valid access to an enabled slave image. If not, the DARF makes no response to the cycle. If valid, the access protection mechanism is triggered and where access is protected, an immediate BERR* is issued. Unprotected write accesses are queued in the receive FIFO and a DTACK* is issued to terminate the VMEbus cycle. If the FIFO is full, the DARF delays its DTACK* response until there is room to queue the access. Caution: in some cases this may exceed the VMEbus data transfer timeout period.
Like bus master operation, slave accesses other than writes always occur in atomic mode. If there are writes queued in the receive FIFO, the slave access is blocked until these FIFO entries are cleared. It is recommended that the VMEbus data transfer timeout be set greater than 4 ms , since eight local bus cycles could be required ( 7 for the FIFO plus one for the atomic cycle).
If the DARF receives a local bus error while performing an queued write, the LBERR flag is set and the VMEINT output asserted. The DARF does not stop any operations, nor does it save any information about the failed cycle if this error condition occurs. VMEINT remains asserted as long as the LBERR flag is set.

## Local Bus Mastership

The DARF requests the local bus for any of the following:

- Cycles are queued in the receive FIFO
- A VMEbus read of local memory
- An atomic write to local memory from the VMEbus
- The DARF internal DMA is reading from local memory
- A VMEbus locked transaction accesses local memory

The DARF asserts its $\overline{\mathrm{LBRQ}}$ output to request the local bus. A local bus arbiter (contained in the ACC) requests the local bus from the CPU. When the focal bus has been granted and all buses and control signals have been released, the local bus arbiter completes any required handshakes (such as asserting BGACK to a 680×0 CPU), then asserts the LBGR input of the DARF. The DARF maintains its LBRQ asserted for any of the following:

- Queued cycles are present and $\overline{\text { LBGR }}$ is still asserted
- VMEbus AS* is asserted for an atomic cycle
- The DARF VRMC input is asserted for a VMEbus locked transaction

While using the local bus, DARF signals emulate 68020 timing. In decoupled operation, late bus error checking, if enabled, overlaps the first two clocks of the subsequent access.

In the first case above, the DARF releases $\overline{\mathrm{LBRQ}}$ within 1 or 2 transactions of the negation of LBGR. In the second two cases, the DARF does not release LBRQ until the conditions outlined have been cleared.

## DMA Controller Operation

The DARF has a built-in DMA function for transfering aligned 32-bit data form local memory to VMEbus A24:D32 or A32:D32 space. The DMA uses the DARF transmit FIFO in decoupled mode to transfer up to 4 K longword (16 Kbyte) blocks. Longwords are read singly from the local bus and queued with their destination address in the transmit FIFO. The DMA24 control bit, and not the previously described address map, determines whether the VMEbus transfer will be A24:D32 or A32:D32. In A24, the DARF uses AM code 39 (standard nonprivileged data access) and sets VMEbus A31-A24 to logic 1s. In A32, the DARF uses AM code 09 (extended nonprivileged data access).

The DARF registers used for DMA operation may be read at any time by the local CPU. Caution: the register values may not be stable when DMA is operating during CPU read operations.

The Source Address Register contains the address of the local memory location, which points to the next longword that will be read from local memory.

The Destination Address Register contains the VMEbus address, which represents the next VMEbus address to be queued in the transmit FIFO.

The Transfer Count Register contains the number of longwords remaining to be transferred.
The local CPU must set the DARF transmit FIFO to decoupled mode, set up the DMA parameters and clear the VBERR, DONE and DLBER flags before setting the DMAGO bit to start the DMA. Upon normal completion, the DARF asserts its DONE flag and the VMEINT output.

If the local CPU clears the DMAGO bit during DMA operation, those operations cease within 2 transfers and the DMA asserts the DONE flag and VMEINT output. If a local or VMEbus error is encountered during DMA operation, or a late bus error when BERRCHK is enabled, the DMA stops; DMAGO is cleared, DLBER or VBERR are asserted as appropriate and VMEINT is asserted. The DONE flag is not set in this case. VMEINT remains asserted as long as any of DONE, DLBER or VBERR are asserted for the cases above.

## Location Monltor and FIFOs

Aligned write accesses to the top longword or highest even word in either the A24 or A32 slave images of the DARF, from either the local or VMEbus, trigger the DARF location monitor. Location monitor accesses result in the data associated with the write cycle being queued in the 32-bit x 31 entry message FIFO. Even word accesses are stored in the lower 16-bits of the FIFO, with the upper 16bits set to logic 1 s in that entry. The LMINT output of the DARF remains asserted as long as there is data queued in the message FIFO.

Accesses within the top longword of either the A24 or A32 slave images do not result in any local memory activity. If such an access is an aligned longword or an even word write, a DTACK* is given to the VMEbus or a $\overline{\text { KDSACK }}$ to the local bus, as appropriate. Other access types produce
no response. Accesses when the message FIFO is full also produce no response. A register within the DARF, when read by the local CPU, dequeues the top entry in the FIFO. Reads from an empty FIFO are acknowledged with KDSACK, but indeterminate data is returned.

The location monitor is also used to remove the card from BI -mode ${ }^{\mathrm{mm}}$. The BIREL output of the DARF pulses each time the LM is written to, which clears the Bl -mode ${ }^{\text {TM }}$ signal from the ACC.

## VMEbus Interrupter

The participation of the DARF in VMEbus interrupt generation is limited to gating an 8 -bit interrupt vector from its IVECT register onto VMEbus VDATA 07 - VDATA 00 and asserting DTACK* whenever its VECTEN input is asserted. External logic is required for assertion and negation of IRQ7* - IRQ1* and for recognition of VMEbus interrupt acknowledge cycles leading to the assertion of VECTEN.

## Control and Status Registers

The DARF has 16 internal registers accessible through its local port in 1 wait state as aligned longwords only via the assertion of DARFCS.

Caution: the contents of many of these registers may be changing even as they are read.

## Test and Diagnostic Modes

The TESTMODE pin of the DARF is used for chip level factory testing only and must be grounded in a system environment.

As described earlier, the information for a transmit FIFO write that receives a VMEbus BERR* is available for local CPU inspection in the DATAO, ADDO and AMO registers. The DARF does not have the capability to retry the cycle.

In addition to the registers described for the transmit FIFO, three similar registers exist for the receive FIFO. Since the receive FIFO does not halt on error, these registers are used to verify receiver operation only. To aid this function, control bits are provided to prevent automatic dequeuing of receive FIFO entries and to dequeue single entries on CPU command.

## Loopback Mode

In loopback mode, a local CPU write to one of its own slave images results in a VMEbus cycle occurring, contrary to normal operation. The DARF enables the transceivers to drive all VMEbus address, data and control signals. The DARF captures the receive data at its input pins and queues it in the receive FIFO. DTACK* is generated on the VMEbus to terminate the cycle.
A local CPU read cycle asserts $\overline{\text { RAMSEL }}$ to redirect the access to local memory during loopback operation.

The DARF must be in decoupled mode on both FIFOs for correct loopback operation.

Caution: the loopback mode is intended only for testing, as there is the possibility for loss of data integrity.

## DARF REGISTERS

All registers are 32 bits wide and are only accessible as longwords, although not all bits are always used. If the value read from a register is different than the value written to, or stored in the register, then read and write values are individually described. Otherwise, no distinction is made. Bits that are not used have defined values, and may be used in future versions of the DARF. It is recommended that such unused bits be set to zero to maximize the probability of future firmware compatibility.

Values written to read only bits have no effect. It is recommended that only zero values be written in such cases, to ensure compatibility with future versions of the DARF which may use these bits to provide additional features.


Table 13: DARF REGISTER DESCRIPTIONS

| Offset <br> from DARF <br> Basic Address | Name | Register Function |
| :--- | :--- | :--- |
| 3 HH | MODE | Mode control register |
| 38 H | LMFIFO | Location Monitor FIFO read port |
| 34 H | TXCTL | Transmit FIFO control bits output latch |
| 30 H | TXADDR | Transmit FIFO address output latch |
| 2 CH | TXDATA | Transmit FIFO data output latch |
| 28 H | APBR | Access protect boundary register |
| 24 H | IVECT | VMEbus internupter vector register |
| 20 H | BUSSEL | VMEbusNSB select register |
| 1 CH | RXCTL | Receive FIFO control bits, for self tests |
| 18 H | RXADDR | Recieve FIFO address bits, for self tests |
| 14 H | RXDATA | Recieve FIFO data bits, for self tests |
| 10 H | VMEBAR | VMEbus slave base address register |
| $0 C H$ | DCSR | Control and status register |
| 08 H | DMATC | DMA transfer count register |
| 04 H | DMADAR | DMA destination address register |
| 00 H | DMASAR | DMA source address register |

Table 14 : DARF MODE CONTROL REGISTER

Reglster Name: Mode:
Reglister Offset: 3CH

| Bits | Function |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31-24 | Not Used |  |  |  |  |  |  |  |
| 23-16 | Not Used |  |  |  |  |  |  |  |
| 15-08 | Not Used |  |  | RXATOM | TXATOM | A24SLVEN | DMA24 | BERRCHK |
| 07-00 | TASCON | A24P0 | LPBK | DISRX | A24DI | A16DI | PROT | VINEN |


| Name | Type | Condition after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| RXATOM | RW | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Receive FIFO Atomic/Decoupled RX FIFOs used in decoupled mode RX FIFOs bypassed (Atomic mode) |
| TXATOM | RW | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Transmit FIFO Atomic/Decoupled <br> TX FIFOs used in decoupled mode <br> TX FIFOs bypassed (Atomic mode) |
| A24SLVEN | RW | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | A24 slave image enable Image will not respond Image is enabled |
| DMA24 | RW | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DMA destination address size DMA operates as A32 master DMA operates as A24 master |
| BERRCHK | RW | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Local late bus error enable <br> No extra delay inserted. <br> 1 clock local delay inserted to check for late BERR from RAM |
| TASCON | RW | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | AS* modifier for RMW cycles <br> AS* negated between every VMEbus cycle AS* not negated between cycles while CPU RMC is asserted |
| A24P0 | RW | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | VMEbus A24 space address A24 space located at F800.0000 A24 space located at 0000.0000 |
| LPBK | RW | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Loopback enable bit <br> No loopback <br> Loopback through FIFOs enabled |

Table 14 : DARF MODE CONTROL REGISTER CONT

| Name | Type | Condition after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| DISRX | RW | 0 | $1$ | Recsive FIFO disable bit <br> Normal operation <br> FIFO emptied by CPU reads only |
| A24DI | RW | 0 | $1$ | Page o Master VMEbus A24 disable bit A24 responds per A24PO bit A24 cisabled |
| A16DI | RW | 0 | $1$ | VMEbus Master A16 disable bit VMEbus A16 located at FFFF. 000 A16 space disabled |
| PROT | RW | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Accoss protection type Write protection only Read and write protection. |
| VINEN | RWW | 0 | $\begin{aligned} & \text { Ro } \\ & \text { R1 } \\ & \text { W0 } \\ & \text { W1 } \end{aligned}$ | Slave images enabling <br> All slave images are disebled <br> All programmed images enabled <br> Disable all slave images <br> Enable all programmed images |

Table 15 : LOCATION MONTOR FIFO READ PORT

| Bits | Function |
| :---: | :---: |
| $31-24$ | LM (Location Monitor FIFO Output Stage Data) - Byte 3 |
| $23-16$ | LM (Location Monitor FIFO Output Stage Data) - Byte 2 |
| $15-08$ | LM (Location Monitor FIFO Output Stage Data) - Byte 1 |
| $07-00$ | LM (Location Monitor FIFO Output Stage Data) - Byte 0 |


| Name | Type | Condition <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| LM 31-00 | R | U |  | Data at output stage of Location Monitor FIFO. |

Table 16 : TRANSMIT FIFO AM Code and CONTROL BIT LATCH

Rodutemamonalle

| Bits | Function |  |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $31-24$ | Not Used |  |  |  |  |  |  |  |
| $23-16$ | Not Used |  |  |  |  |  |  |  |
| $15-08$ | Not Used |  |  |  |  |  |  |  |
| $07-00$ | Not Used | Not Used | SIZ1 | SIZ0 | SPC1 | SPC0 |  |  |


| Name | Type | Condition after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| SIZ1, 0 | R | $u$ | $\begin{aligned} & 0,0 \\ & 0,1 \\ & 1,0 \\ & 1,1 \end{aligned}$ | Transfor size bits Longword Byta Word Tri-byte |
| SPC1, 0 | R | U | $\begin{aligned} & 0,0 \\ & 0,1 \\ & 1,0 \\ & 1,1 \end{aligned}$ | Address space bits A32 <br> Reserved <br> A16 <br> A24 |
| TC1, 0 | R | U | $\begin{aligned} & 0,0 \\ & 0,1 \\ & 1,0 \\ & 1,1 \end{aligned}$ | Type code <br> User program space <br> User data space <br> Supervisor program space <br> Supervisor data space |

Table 17 : TRANSMIT FIFO ADDRESS OUTPUT LATCH

Figititijnantionidor
Fieqisief Nimber, soll

| Bits | Function |
| :---: | :---: |
| $31-24$ | TXA (Transmit FIFO Ouput Address) - Byte 3 |
| $23-16$ | TXA (Transmit FIFO Output Address) - Byte 2 |
| $15-08$ | TXA (Transmit FIFO Output Address) - Byte 1 |
| $07-00$ | TXA (Transmit FIFO Output Address) - Byte 0 |


| Name | Type | Condition <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| TXA $31-\infty$ | R | U |  | Address at transmit FIFO output stage |

Table 18 : TRANSMIT FIFO DATA OUTPUT LATCH
fegliof Name: Datao
Register Number: 2 CH

| Bits |  |
| :---: | :--- |
| $31-24$ | TXD (Transmit FIFO Output Data) - Byte 3 |
| $23-16$ | TXD (Transmit FIFO Output Data) - Byte 2 |
| $15-08$ | TXD (Transmit FIFO Output Data) - Byte 1 |
| $07-00$ | TXD (Transmit FIFO Output Data) - Byte 0 |


| Name | Type | Condition <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| TXD 31-00 | R | U |  | Data at transmit FIFO output stage |

Table 19 : ACCESS PROTECT BOUNDARY REGISTER

Reoliternimemaran
Fegler Mumber 28t

| Blts | Function |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $31-24$ | Not Used |  |  |  |  |  |
| $23-16$ | Not Used |  |  |  |  |  |
| $15-08$ | Not Used |  |  |  |  |  |
| $07-00$ | Not Used | (4 bits) | APB03 | APB02 | APB01 | APB00 |


| Name | Type | Condition after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| APB03-00 | RW | $u$ | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 9 \\ & \text { A } \\ & \text { B } \\ & C \\ & \hline \text { D } \\ & \hline \end{aligned}$ | Access protection boundary; protection enforced below this boundary on slave VMEbus image <br> No protection <br> Lower 64 KB <br> Lower 128 KB <br> Lower 256 KB <br> Lower 512 KB <br> Lower 1 MB <br> Lower 2 MB <br> Lower 4 MB <br> Lower 8 MB <br> Lower 16 MB <br> Lower 32 MB <br> Lower 64 MB <br> Lower 128 MB <br> Lower 128 MB <br> Lower 128 MB <br> Lower 128 MB |

Table 20 : VMEbus INTERRUPTER VECTOR REGISTER
herlathermenery.

| Bits |  |
| :---: | :--- |
| $31-24$ | Not Used |
| $23-16$ | Not Used |
| $15-08$ | Not Used |
| $07-00$ | IVECT (Interrupt Vector) |


| Name | Type | Condiltion <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :--- |
| IVECT07- 00 | RWW | U |  | VMEbus interrupter Vector bits |

Table 21 : VMEbus/VSB BUS SELECT REGISTER

Reoriternimo: Bussel:
Regster Mumter: 2014

| Bits |  |
| :---: | :--- |
| $31-24$ | VSBEN (VMEbus/VSB Select Bits) - Byte 3 |
| $23-16$ | VSBEN (VMEbus/VSB Select Bits) - Byte 2 |
| $15-08$ | VSBEN (VMEbus/VSB Select Bits) - Byte 1 |
| $07-00$ | VSBEN (VMEbus/VSB Select Bits) - Byte 0 |


| Name | Type | Condition <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :--- |
| VSBEN31 - 00 | RW | 0 |  | VMEbusNSB select bits, one for each of the 32 by <br> 128 Mbyte pages (refer to Address Range Map below) <br> VMEbus selected |
|  |  |  | VSB selected |  |


| Bit | Address Range Mapped | Bit | Address Range Mapped |
| :---: | :---: | :---: | :---: |
| 0 | 0000.0000-07FF.FFFF | 16 | 8000.0000-87FF.FFFF |
| 1 | 0800.0000 - OFFF.FFFF | 17 | 8800.0000-8FFF.FFFF |
| 2 | 1000.0000-17FF.FFFF | 18 | 9000.0000-97FF.FFFF |
| 3 | 1800.0000-1FFF.FFFF | 19 | 9800.0000-9FFF.FFFF |
| 4 | 2000.0000-27FF.FFFF | 20 | A000.0000 - A7FF.FFFF |
| 5 | 2800.0000-2FFF.FFFF | 21 | A800.0000 - AFFF.FFFF |
| 6 | 3000.0000-37FF.FFFF | 22 | B000.0000 - B7FF.FFFF |
| 7 | 3800.0000-3FFF.FFFF | 23 | B800.0000 - BFFF.FFFF |
| 8 | 4000.0000-47FF.FFFF | 24 | C000.0000 - C7FF.FFFF |
| 9 | 4800.0000-4FFF.FFFF | 25 | C800.0000 - CFFF.fFFF |
| 10 | 5000.0000-57FF.FFFF | 26 | D000.0000-D7FF.FFFF |
| 11 | 5800.0000-5FFF.FFFF | 27 | D800.0000 - DFFF.FFFF |
| 12 | 6000.0000-67FF.FFFF | 28 | E000.0000-E7FF.fFFF |
| 13 | 6800.0000-6FFF.FFFF | 29 | E800.0000-EFFF.FFFF |
| 14 | 7000.0000-77FF.FFFF | 30 | F000.0000-F7FF.FFFF |
| 15 | 7800.0000-7FFF.FFFF | 31 | F800.0000-FFFF.FFFF |

Table 22 : RECEIVE FIFO CONTROL REGISTER

FurvtMunt: Frem:


| Bits | Function |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :---: |
| $31-24$ | Not Used |  |  |  |  |
| $23-16$ | Not Used |  |  |  |  |
| $15-08$ | Not Used | SIZ1 | SIZO | TC1 |  |
| $07-00$ | Not Used (4 bits) | TC0 |  |  |  |


| Name | Type | Condiftion <br> after Reset | State | Function |
| :--- | :---: | :---: | :---: | :--- |
| SIZ1,0 | R | U |  | Receive FIFO SIZ1, 0 output bits |
|  |  |  | 0,0 | Longword |
|  |  |  | 1,1 | Byte |
|  |  |  | 1,1 | Word |
|  |  | Tri-byte |  |  |
| TC1, 0 | R | U |  | Receive FIFO TC1, 0 output bits |
|  |  |  | 0,0 | User program space |
|  |  |  | 0,1 | User data space |
|  |  |  | 1,0 | Supervisor program space |
|  |  |  | 1,1 | Supervisor data space |

## Table 23 : RECEIVE FIFO ADDRESS REGISTER


Remetrinmber 18 H

| Bits | Function |
| :---: | :--- |
| $31-24$ | RADDR (Address at Output Stage of Receive FIFO) - Byte 3 |
| $23-16$ | RADDR (Address at Output Stage of Receive FIFO) - Byte 2 |
| $15-08$ | RADDR (Address at Output Stage of Receive FIFO) - Byte 1 |
| $07-00$ | RADDR (Address at Output Stage of Receive FIFO) - Byte 0 |


| Name | Type | Condition <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :--- |
| RADDR31-00 | R | U |  | Receive FIFO output address. <br> Upper addross bits are zeroed according to the size of <br> slave image for which the transfer was accepted |

Table 24 : RECEIVE FIFO DATA REGISTER
hoilth InMU RXDATA
Repleter Number: 144

| Bits | Function |
| :---: | :--- |
| $31-24$ | RDATA (Data at Output Stage of Receive FIFO) - Byte 3 |
| $23-16$ | RDATA (Data at Output Stage of Receive FIFO) - Byte 2 |
| $15-08$ | RDATA (Data at Output Stage of Receive FIFO) - Byte 1 |
| $07-00$ | RDATA (Data at Output Stage of Receive FIFO) - Byte 0 |


| Name | Type | Condition <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| RDATA | R | $U$ |  | Receive FIFO output data |

Table 25 : VMEbus BASE ADDRESS REGISTER

ROMIN Nama: WMERAR
Replitimmber: ith

| Blts | Function |  |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $31-24$ | Not Used |  |  |  |  |  |  |  |
| $23-16$ | Not Used | A24SIZ | (2 bits) | A24BA | (5 bits) |  |  |  |
| $15-08$ | Not Used | (7 bits) |  |  | A32SIZ |  |  |  |
| $07-00$ | A32SIZ continued (4 bits) | A32BA | (5 bits) |  |  |  |  |  |


| Name | Type | Condition after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| A24SIZ | RW | $u$ | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Sets size of A24 slave image <br> 512K <br> 1M <br> 2M <br> 4M |
| A24BA | RW | $u$ |  | Sets base address of A24 image; size set via A24SIZ can change lower bits to 0 . Resulting bits match VME address bits A23-A19. |
| A32SIZ | RW | U | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 9 \\ & \text { A } \\ & \text { B } \\ & \hline \end{aligned}$ | Sets size of A32 slave image <br> 4K <br> 8K <br> 16K <br> 32K <br> 64K <br> 128K <br> 256K <br> 512K <br> IM <br> 2M <br> 4M <br> 8M <br> 16M <br> 32M <br> 64M <br> 128M |

Table 25 : VMEbus BASE ADDRESS REGISTER ${ }^{\text {CON'T }}$

| Name | Type | Condition after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| A32BA | RW | U |  | Sets base address of A32 image |
|  |  |  | 0 | 0000.0000 |
|  |  |  | 1 | 0800.0000 |
|  |  |  | 2 | 1000.0000 |
|  |  |  | 3 | 1800.0000 |
|  |  |  | 4 | 2000.0000 |
|  |  |  | 5 | 2800.0000 |
|  |  |  | 6 | 3000.0000 |
|  |  |  | 7 | 3800.0000 |
|  |  |  | 8 | 4000.0000 |
|  |  |  | 9 | 4800.0000 |
|  |  |  | A | 5000.0000 |
|  |  |  | B | 5800.0000 |
|  |  |  | C | 6000.0000 |
|  |  |  | D | 6800.0000 |
|  |  |  | E | 7000.0000 |
|  |  |  | F | 7800.0000 |
|  |  |  | 10 | 8000.0000 |
|  |  |  | 11 | 8800.0000 |
|  |  |  | 12 | 9000.0000 |
|  |  |  | 13 | 9800.0000 |
|  |  |  | 14 | A000.0000 |
|  |  |  | 15 | A800.0000 |
|  |  |  | 16 | B000.0000 |
|  |  |  | 17 | B800.0000 |
|  |  |  | 18 | C000.0000 |
|  |  |  | 19 | C800.0000 |
|  |  |  | 1A | D000.0000 |
|  |  |  | 1B | D800.0000 |
|  |  |  | 1 C | E000.0000 |
|  |  |  | 1D | E800.0000 |
|  |  |  | 1E | F000.0000 |
|  |  |  | 1F | F800.0000 |

Table 26 : CONTROL and STATUS REGISTER

Reglster Name: DCSR
Reglister Number och

| Bits | Function |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $31-24$ | Not Used |  |  |  |  |  |  |  |  |
| $23-16$ | Not Used |  | BARDY | RXSHFT | RXRST | TXRST |  |  |  |
| $15-08$ | Not Used | (4 bits) |  |  |  |  |  |  |  |
| $07-00$ | RXHD | TXHD | DLBER | LMHD | LBERR | VBERR | DONE |  |  |
| DMAGO |  |  |  |  |  |  |  |  |  |


| Name | Type | Condition after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| BARDY | R | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | VMEbus Base Address Ready BAR not programmed yet BAR ready |
| RXSHFT | RW | 0 | $\begin{gathered} \mathrm{R} \\ \mathrm{~W} 0 \end{gathered}$ $\text { W } 1$ | Receive FIFO shift <br> Clears self; always reads zero <br> No effect <br> Rx FIFO shifts one forward |
| RXRST | RW | 0 | $\begin{gathered} R \\ \mathrm{~W} 0 \\ \mathrm{~W} 1 \end{gathered}$ | Receive FIFO reset <br> Clears self; always reads zero <br> No effect <br> Resets entire receive FIFO |
| TXRST | RW | 0 | $\begin{gathered} R \\ W_{0} \\ W_{1} \end{gathered}$ | Transmit FIFO reset <br> Clears self; always reads zero <br> No effect <br> Resets entire transmit FIFO and any VME-out cycle in progress |
| RXHD | R | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Receive FIFO status Receive FIFO is emply Receive FiFO has entries |
| TXHD | R | 0 | $0$ | Transmit FIFO status <br> Transmit FIFO is empty <br> Transmit FIFO has entries |
| DLBER | RW | 0 | $\begin{aligned} & \text { Ro } \\ & \text { R1 } \\ & \text { W0 } \\ & \text { W } 1 \end{aligned}$ | DMA Local Bus Error indicator; asserts VMEINT pin while 1 <br> No error indicated <br> DMA received a local bus error <br> Clears DLBER indicator <br> No effect |

Table 26 : CONTROL and STATUS REGISTER ${ }^{\text {CONT }}$

| Name | Type | Condition after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| LMHD | R | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Location Monitor FIFO status; asserts LMINT pin while 1 LM FIFO is emply LM FIFO has entries |
| LBERR | RW | 0 | $\begin{aligned} & \text { Ro } \\ & \text { R1 } \\ & \text { W0 } \\ & \text { W1 } \end{aligned}$ | Local KBERR received while in decoupled mode; assorts VMEINT pin while 1 <br> No error indicated <br> Local bus error recelved <br> Clears LBERR indicator <br> No effect. |
| VBERR | RW | 0 | Ro R1 <br> Wo <br> W 1 | VMEbus BERR* recoived white in decoupled mode; freezes TxFIFO and asserts VNEINT pin while 1 <br> No error indicated <br> VMEbus BERR* received <br> Clears VBERR indicator <br> No effect. |
| DONE | RWW | 0 | Ro <br> R1 <br> Wo <br> W 1 | DMA Done incicator; asserts VMEINT pin while 1 <br> DMA not done yet <br> DMA finished or stopped by CPU; <br> not set if stopped due to BERR* <br> Clear DONE bit <br> No effect |
| DMAGO | RW | 0 | R 0 R1 <br> W0 W 1 | DMA Go bit <br> DMA is stopped, by self or CPU DMA is running DMA stop request Starts DMA |

Table 27 : DMA TRANSFER COUNT REGISTER

Reglster Name: DMATC
r.e.gity Mumber: o8th

| Bits | Function |  |  |
| :---: | :--- | :--- | :---: |
| $31-24$ | Not Used |  |  |
| $23-16$ | Not Used |  |  |
| $15-08$ | Not Used | (4 bits) |  |
| $07-00$ | DTC (DMA Transfer Count) |  |  |


| Name | Type | Condition <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| DTC11-00 | RW | $U$ | 0 | DMA transter count, in number of longwords <br> Zero indicates 4096 longwords |

Table 28 : DMA DESTINATION ADDRESS REGISTER

Register Name: DMADAR
Repister Number: oit

| Bits | Function |  |  |
| :---: | :--- | :---: | :---: |
| $31-24$ | DDA (Destination Address Bits) - Byte 3 |  |  |
| $23-16$ | DDA (Destination Address Bits) - Byte 2 |  |  |
| $15-08$ | DDA (Destination Address Bits) - Byte 1 | 0 | 0 |
| $07-00$ | DDA (Destination Address Bits) - Byte 0 |  |  |


| Name | Type | Condition <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :---: |
| DDA31-03 | RW | $U$ |  | Destination address bits 31-03 |
| DDA01-00 | R | 0 | 0 | Destination address bits 01 \& 00 are always 0 |

Table 29 : DMA SOURCE ADDRESS REGISTER

Register Name: DMASAR
Register Number ooh:

| Blts | Function |  |  |  |
| :---: | :--- | :--- | :---: | :---: |
| $31-24$ | Not Used (5 bits) | DSA (DMA Source Address) |  |  |
| $23-16$ | DSA (DMA Source Address) - Byte 2 |  |  |  |
| $15-08$ | DSA (DMA Source Address) - Byte 1 |  |  |  |
| $07-00$ | DSA (DMA Source Address) - Byte 0 | 0 | 0 |  |


| Name | Type | Condition <br> after Reset | State | Function |
| :---: | :---: | :---: | :---: | :--- |
| DSA26-02 | RW | U |  | Source address bits 26 to 02 |
| DSA01 -00 | R | 0 | 0 | Source address bits $01 \& 00$ are always 0 |

## DARF CONNECTIONS to VMEbus, LOCAL BUS and CA91C014 ACC

Table 30 : DARF to VMEbus CONNECTIONS
The DARF VMEbus signals connect via buffers to the VMEbus. These signals correspond to (or are derived from) the VMEbus signals shown below.

| DARF | VMEbus |
| :--- | :--- |
| VADDR 31 - 01 | A31 - 01 |
| VAM 5 - 0 | AM5 - 0 |
| $\overline{\text { VAS }}$ | AS* |
| $\overline{\text { VASDLY }}$ | AS* |
| $\overline{\text { VBERRI }}$ | BERR* |
| $\overline{\text { VBERRO }}$ | BERR* |
| VDATA 31 - 00 | D31 - 00 |
| $\overline{\text { VDS0 }}$ | DS0* |
| $\overline{\text { VDS1 }}$ | DS1* |
| VDSDLY | DS0* \& DS1* |
| $\overline{\text { VDTACKI }}$ | DTACK* |
| $\overline{\text { VDTACKO }}$ | DTACK* |
| $\overline{\text { VDTKDLY }}$ | DTACK* |
| $\overline{\text { VIACK }}$ | IACK* |
| $\overline{\text { VLWORD }}$ | LWORD* |
| $\overline{\text { VRMC }}$ | RMC* |
| $\overline{\text { VWR }}$ | WRITE* |

Table 31 : DARF to LOCAL BUS CONNECTIONS
The DARF local bus signals connect in parallel with the same signals on the local CPU, usually a 68020 or 68030.

| KADDR 31-00 | KDSACK1 |
| :--- | :--- |
| $\overline{\text { KAS }}$ | KFC 2-0 |
| $\overline{\text { KBERR }}$ | $\overline{\text { KHALT }}$ |
| KCLK | $\overline{\text { KRMC }}$ |
| KDATA 31-00 | KSIZE 1-0 |
| $\overline{\text { KDS }}$ | $\overline{\text { KWR }}$ |
| $\overline{\text { KDSACK0 }}$ |  |

Table 32 : DARF to ACC CONNECTIONS

| ACC | PGA | DARF | PGA |
| :---: | :---: | :---: | :---: |
| BIMODE | B7 | BIMODE | P6 |
| $\overline{\text { BIREL }}$ | Q11 | $\overline{\text { BIREL }}$ | S17 |
| $\overline{\text { LBGRO }}$ | Q7 | $\overline{\text { LBGR }}$ | M15 |
| $\overline{\text { LBRC0 }}$ | N10 | $\overline{\text { LBRQ }}$ | R14 |
| $\overline{\text { VECTEN }}$ | P8 | $\overline{\text { VECTEN }}$ | P13 |
| $\overline{\text { VIACK }}$ | Q8 | $\overline{\text { VIACKRO }}$ | N15 |
| $\overline{\text { VMEGR }}$ | N8 | $\overline{\text { VMEGR }}$ | L15 |
| $\overline{\text { VMERQ }}$ | P11 | $\overline{\text { VMERQ }}$ | M17 |

Note: In addition to the above signals, the DARF may also connect to any two of the ACC local autovectored interrupt inputs, except for L7INMI and L7IMEM. The DARF uses the two interrupts to signal location monitor accesses and general DARF service requests.

## APPLICATION NOTES

## System Configuration

In order to force the CPU to retry a VME-out cycle, the DARF must have aiready requested the VMEbus from the ACC. The DARF waits for the VMEbus grant, then immediately negates its request without using it so that spurious bus requests do not disrupt VMEbus operation. The DARF is then be ready for a new VME-out cycle.

However, if the ACC is programmed into FAIR and ROR mode, and some other card is using the bus on the same bus request level, the CPU and DARF may thrash, forever requesting and throwing away the bus grant. Avoid this configuration by using either different request levels, or by not using both FAIR and ROR modes.

## DARF Initiallzation

Until the local CPU needs to use either the VMEbus or its slave image of memory, the DARF does not need to be programmed. Before the DARF will perform a VMEbus cycle for the CPU, its BIMODE B1-mode ${ }^{\text {nis }}$ signal must be deasserted. On cards using the ACC and DARF, this is accomplished by creating a VMEbus slave image using the VMEBAR register, then writing to the location monitor that exists at the top of that slave image. The DARF will assert BIREL to the ACC, which will then negate BIMODE if all other BI-mode ${ }^{\text {nd }}$ initiator signals are negated.

For VMEbus to access dual ported memory on the card, the VMEBAR and APBR registers must be programmed, to create the slave image and initialize the access protection. The DARF must also be out of Bl-moderr.

The DARF defaults to decoupled mode. If the DARF receives a VMEbus BERR*, software on the card must clear the VBERR flag in the Control and Status register before further VMEbus master accosses are possible.


[^0]:    Notes: see next page

