## **Low Power Level Shifter**

The NCN6011 is a level shifter analog circuit designed to translate the voltages between a SIM Card and an external microcontroller. The device handles all the signals needed to control the data transaction between the external Card and the MPU.

#### Features


- 2.7 to 6.0 V Input and/or Output Voltage Range
- 500 nA Quiescent Supply Current




## **ON Semiconductor™**

http://onsemi.com

MARKING



See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.



### ABBREVIATIONS

| CLOCK   | Input Logic Clock                     |  |  |  |
|---------|---------------------------------------|--|--|--|
| RESET   | Input Logic Reset                     |  |  |  |
| VDD     | Interface Power Supply Input          |  |  |  |
| SIM_VCC | Interface IC Card Power Supply Output |  |  |  |
| SIM_CLK | Interface IC Card Clock Output        |  |  |  |
| SIM_RST | Interface IC Card Reset Output        |  |  |  |
| SIM_IO  | Interface IC Card I/O Signal Line     |  |  |  |
| Class A | 5.0 V Smart Card                      |  |  |  |
| Class B | 3.0 V Smart Card                      |  |  |  |

## PIN DESCRIPTIONS (Pin numbers in parenthesis are related to the TSSOP-14 package)

| Pin               | Name            | Туре   | Description  |
|-------------------|-----------------|--------|--|
| (1)               | -               | NA     | No Connection. (TSSOP-14 Only)   |
| 1<br>(2)          | I/O             | INPUT  | This pin is connected to an external microcontroller. A bidirectional level translator adapts the serial I/O signal between the smart card and the external controller. A built-in constant 20 k $\Omega$ typical resistor provides a high impedance state when not activated.   |
| <b>2</b><br>(3)   | V <sub>DD</sub> | POWER  | This pin is connected to the system controller power supply and the input voltage can range from 2.7 to 6.0 V.   |
| <b>3</b><br>(4)   | CLOCK           | INPUT  | The clock signal, coming from the external controller, must have a Duty Cycle within the Min/Max limits defined by the specification (typically 50%). The built-in level shifter translates the input signal to the external SIM card voltage supply.  |
| <b>4</b><br>(5)   | RESET           | INPUT  | The RESET signal present at this pin is provided by the MPU. The internal level shifter translates the level according to the voltages applied to pin 3 and pin 12.  |
| <b>5</b><br>(6)   | IO_ENABLE       | INPUT  | This logic input pin forces SIM_IO pin to Low when IO_ENABLE = Low, leaving this signal High when IO_ENABLE = High. The signal is not latched and the SIM_IO pin is released to a logic High when IO_ENABLE = High. When this condition is met, the SIM_IO logic status depends upon the signal presence pin I/O. When the MPU uses two different channels to exchange data with the SIM card, the IO_ENABLE pin can be used to as a Write line to the external card, the I/O pin being used to Read data from the SIM card. |
| (7)               | -               | NA     | No Connection. (TSSOP-14 Only)   |
| (8)               | -               | NA     | No Connection. (TSSOP-14 Only)   |
| <b>6</b><br>(9)   | GND             | GROUND | This pin is the GROUND reference for the integrated circuit and associated signals.<br>High frequency layout techniques are requested to connect the GND pin to the<br>external functions.   |
| <b>7</b><br>(10)  | SIM_RST         | OUTPUT | This pin is connected to the RST pin of the card connector. A voltage level translator<br>adapts the external RESET signal (coming from the MPU) to the smart card.  |
| <b>8</b><br>(11)  | SIM_CLK         | OUTPUT | This pin is connected to the CLK pin of the card connector. The CLOCK signal<br>comes from the external clock generator. The internal voltage level shifter adapts the<br>clock signal flowing through this link. Care must be observed to prevent AC coupling<br>with adjacent lines and signals PCB tracks.  |
| <b>9</b><br>(12)  | SIM_VCC         | POWER  | This pin is connected to the smart card VCC power supply pin. The voltage, provided by an external power supply, can range from 2.7 V to 6.0 V. The NCN6011 does not regulate or protect the voltage supply applied to the external card.  |
| <b>10</b><br>(13) | SIM_I/O         | OUTPUT | This pin handles the connection to the serial I/O of the card connector. A bidirectional voltage level translator adapts the serial I/O signal between the card and the microcontroller. A 20 k $\Omega$ typical pull up resistor provides a High impedance state for the SIM card I/O link.   |
| (14)              | _               | NA     | No Connection. (TSSOP-14 Only)   |

#### MAXIMUM RATINGS

| Rating  | Symbol                               | Value                          | Unit       |
|---|--------------------------------------|--------------------------------|------------|
| Power Supply  | V <sub>DD</sub>                      | 7.0 V                          | V          |
| External Card and Level Shifter Power Supply  | SIM_VCC                              | 7.0 V                          | V          |
| Digital Input Voltage<br>Digital Input Current  | RESET,<br>IO_ENABLE                  | $-0.3 \le V \le V_{DD}$ $1.0$  | V<br>mA    |
| Digital Input Voltage<br>Digital Input Current  | CLOCK                                | $-0.3 \le V \le V_{DD}$ $1.0$  | V<br>mA    |
| Digital Input Voltage<br>Digital Input Current  | I/O                                  | $-0.3 \le V \le V_{DD}$ $1.0$  | V<br>mA    |
| Digital Output Voltage<br>Digital Output Current  | SIM_RST                              | $-0.3 \le V \le SIM_VCC$<br>25 | V<br>mA    |
| Digital Output/Input Voltage<br>Digital Output/Input Current  | SIM_I/O                              | $-0.3 \le V \le SIM_VCC$<br>25 | V<br>mA    |
| Digital Output Voltage<br>Digital Output Current  | SIM_CLK                              | $-0.3 \le V \le SIM_VCC_{50}$  | V<br>mA    |
| Human Body Model: $R = 1500 \Omega$ , $C = 100 pF$<br>SIM card side, pins <b>7</b> , <b>8</b> , <b>9</b> , <b>10</b> (10, 11, 12, 13)<br>All other pins | ESD                                  | 4.0<br>2.0                     | kV<br>kV   |
| Micro-10 Package<br>Power Dissipation @ T <sub>A</sub> = +85°C<br>Thermal Resistance Junction to Air  | P <sub>D</sub><br>R <sub>THhja</sub> | 200 200                        | mW<br>°C/W |
| TSSOP-14 Package<br>Power Dissipation @ T <sub>A</sub> = +85°C<br>Thermal Resistance Junction to Air  | P <sub>D</sub><br>R <sub>THhja</sub> | 320<br>125                     | mW<br>°C/W |
| Operating Ambient Temperature Range   | TA                                   | -25 to +85                     | °C         |
| Operating Junction Temperature Range  |                                      | -25 to +125                    | °C         |
| Maximum Junction Temperature  | T <sub>Jmax</sub>                    | +150                           | °C         |
| Storage Temperature Range   | T <sub>stg</sub>                     | -65 to +150                    | °C         |

 Storage Temperature Range
 Tstg
 -65 to +150
 °C

 Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### POWER SUPPLY SECTION (-25°C to +85°C ambient temperature, unless otherwise noted) (Pin numbers in parenthesis are related to the TSSOP-14 package) (Pin numbers in bold are related to the MIcro-10 package)

| Rating   | Symbol           | Pin              | Min | Тур  | Max   | Unit |
|--|------------------|------------------|-----|------|-------|------|
| Power Supply   | V <sub>DD</sub>  | <b>2</b><br>(3)  | 2.7 | -    | 6.0   | V    |
| Standby Supply Current, CLOCK = L, I/O = H,<br>SIM_VCC = 3.0 V, No SIM Card Inserted   | I <sub>VDD</sub> | <b>2</b><br>(3)  | _   | 0.5  | 2.0   | μΑ   |
| Input External Power Supply  | SIM_VCC          | <b>9</b><br>(12) | 2.7 | -    | 6.0   | V    |
| Standby Current, SIM_VCC = 3.0 V, I/O = H,<br>No SIM Card Inserted, CLOCK = L  | IVCC             | <b>9</b><br>(12) | -   | 0.2  | 0.5   | μΑ   |
| Power Supply Normal Operating Current<br>@ VDD = +5.0 V, SIM_VCC = +5.0 V,<br>CLOCK = 5.0 MHz, RESET = H,<br>IO_ENABLE = H, I/O Data = 100 kHz | I <sub>DD</sub>  | <b>2</b><br>(3)  |     | 230  | -     | μΑ   |
| Power Supply Normal Operating Current<br>@ VDD = +5.0 V, SIM_VCC = +5.0 V,<br>CLOCK = 5.0 MHz, RESET = H,<br>IO_ENABLE = H, I/O Data = H       | I <sub>DD</sub>  | <b>2</b><br>(3)  | -   | 80   | c lor | μΑ   |
| Card Level Shifter Operating Current<br>@ VDD = +5.0 V, SIM_VCC = +5.0 V,<br>CLOCK = 5.0 MHz, RESET = H,<br>IO_ENABLE = H, I/O Data = 100 kHz  | Icc              | <b>9</b><br>(12) |     | 1,50 | 014   | mA   |
| Card Level Shifter Operating Current<br>@ VDD = +5.0 V, SIM_VCC = +5.0 V,<br>CLOCK = 5.0 MHz, RESET = H,<br>IO_ENABLE = H, I/O Data = H        | Icc              | 9<br>(12)        | SFN | 1.30 | -     | mA   |

# DIGITAL INPUT SECTION: CLOCK, RESET, I/O, IO\_ENABLE (-25°C to +85°C ambient temperature, unless otherwise noted) (Note 1)

| Rating  | Symbol  | Pin  | Min                   | Тур | Max  | Unit                     |
|---|---|--|-----------------------|-----|--|--------------------------|
| CLOCK, RESET, IO_ENABLE<br>High Level Input Voltage<br>Low Level Input Voltage<br>Input Rise Time<br>Input Fall Time<br>Input Capacitance | V <sub>IH</sub><br>V <sub>IL</sub><br>tr<br>tf<br>Cin | <b>1, 3,</b><br><b>4, 5</b><br>(2, 4,<br>5, 6) | 0.7 * V <sub>DD</sub> | _   | V <sub>CC</sub><br>0.3 * V <sub>DD</sub><br>50<br>50<br>10 | V<br>V<br>ns<br>ns<br>pF |
| Input @ Duty Cycle = 50% ± 1% (Note 2)<br>Clock Rise Time<br>Clock Fall Time<br>Input Clock Capacitance                                   | CLOCK   | <b>3</b><br>(4)                                | _                     | _   | 5.0<br>50<br>50<br>10                                      | MHz<br>ns<br>ns<br>pF    |
| Input/Output Data Transfer Frequency<br>I/O Rise Time<br>I/O Fall Time<br>Input I/O Capacitance   | I/O   | <b>1</b><br>(2)                                | _                     | _   | 160<br>0.8<br>0.8<br>10                                    | kHz<br>μs<br>μs<br>pF    |


1. Digital inputs undershoot < –0.30 V, Digital inputs overshoot < 0.30 V.

2. The SIM\_CLK clock can operate up to 10 MHz, but, in this case, the rise and fall time are not guaranteed to be fully within the GSM specification over the temperature range.

#### SIM INTERFACE SECTION (Note 3)

| Rating  | Symbol               | Pin                      | Min                  | Тур | Max                                    | Unit                      |
|---|----------------------|--------------------------|----------------------|-----|--|---------------------------|
| $\label{eq:simple} \begin{array}{l} \text{SIM}\_\text{VCC} = +5.0 \text{ V} \\ \text{Output RESET V}_{OH} @ \text{ Irst} = +200 \ \mu\text{A} \\ \text{Output RESET V}_{OL} @ \text{ Irst} = -200 \ \mu\text{A} \\ \text{Output RESET Rise Time } @ \text{ Cout} = 30 \ \text{pF} \\ \text{Output RESET Fall Time } @ \text{ Cout} = 30 \ \text{pF} \end{array}$  | SIM_RST              | <b>7</b><br>(10)         | SIM_VCC - 0.7 V<br>0 |     | SIM_VCC<br>0.6<br>100<br>100           | V<br>V<br>ns<br>ns        |
| $\begin{array}{l} \text{SIM}\_\text{VCC} = +3.0 \text{ V} \\ \text{Output RESET V}_{\text{OH}} @ \text{ Irst} = +200 \ \mu\text{A} \\ \text{Output RESET V}_{\text{OL}} @ \text{ Irst} = -200 \ \mu\text{A} \\ \text{Output RESET Rise Time } @ \text{ Cout} = 30 \ \text{pF} \\ \text{Output RESET Fall Time } @ \text{ Cout} = 30 \ \text{pF} \end{array}$  |                      |                          | 0.8 * SIM_VCC<br>0   |     | SIM_VCC<br>0.2 * SIM_VCC<br>100<br>100 | V<br>V<br>ns<br>ns        |
| SIM_VCC = +5.0 V<br>Output Duty Cycle @ Fin = 5.0 MHz<br>DC = 50% ±1%   | SIM_CLK              | <b>8</b><br>(11)         | 40                   |     | 60                                     | %                         |
| Output SIM_CLK Rise Time @ Cout = 30 pF<br>Output SIM_CLK Fall Time @ Cout = 30 pF<br>Output V <sub>OH</sub> @ Iclk = +20 $\mu$ A<br>Output V <sub>OL</sub> @ Iclk = -200 $\mu$ A   |                      |                          | 0.7 * SIM_VCC<br>0   |     | 18<br>18<br>SIM_VCC<br>+0.5            | ns<br>ns<br>V<br>V        |
| SIM_VCC = +3.0 V<br>Output Duty Cycle @ Fin = 5.0 MHz<br>DC = 50% ±1%   |                      |                          | 40                   |     | 60                                     | %                         |
| Output SIM_CLK Rise Time @ Cout = 30 pF<br>Output SIM_CLK Fall Time @ Cout = 30 pF<br>Output V <sub>OH</sub> @ Iclk = +20 $\mu$ A<br>Output V <sub>OL</sub> @ Iclk = -20 $\mu$ A  |                      |                          | 0.7 * SIM_VCC<br>0   | ONG | 18<br>18<br>SIM_VCC<br>0.2 * SIM_VCC   | ns<br>ns<br>V<br>V        |
| $\label{eq:simple} \begin{array}{l} \text{SIM}\_\text{VCC} = +5.0 \ \text{V} @ \ \text{IO}\_\text{ENABLE} = \text{H} \\ \text{SIM}\_\text{I/O} \ \text{Data Transfer Frequency} \\ \text{SIM}\_\text{I/O} \ \text{Data Transfer Frequency} \\ \text{SIM}\_\text{I/O} \ \text{Rise Time} @ \ \text{Cout} = 30 \ \text{pF} \\ \text{SIM}\_\text{I/O} \ \text{Fall Time} @ \ \text{Cout} = 30 \ \text{pF} \\ \text{Output} \ \text{V}_{\text{OH}} @ \ \text{ISIM}\_\text{IO} = +20 \ \mu\text{A}, \ \text{V}_{\text{IH}} = \text{V}_{\text{DD}} \\ \text{Output} \ \text{V}_{\text{OL}} @ \ \text{ISIM}\_\text{IO} = -1.0 \ \text{mA}, \ \text{I/O} \ \text{V}_{\text{IL}} = 0 \ \text{V} \end{array}$ | SIM_I/O              | 10<br>(13)               | 0.7 * SIM_VCC<br>0   | RM  | 160<br>0.8<br>0.8<br>SIM_VCC<br>0.4    | kHz<br>μs<br>μs<br>V<br>V |
| $\label{eq:simple} \begin{array}{l} \text{SIM}\_\text{VCC} = +3.0 \ \text{V} @ \ \text{IO}\_\text{ENABLE} = \text{H} \\ \text{SIM}\_\text{I/O} \ \text{Data} \ \text{Transfer} \ \text{Frequency} \\ \text{SIM}\_\text{I/O} \ \text{Rise} \ \text{Time} @ \ \text{Cout} = 30 \ \text{pF} \\ \text{SIM}\_\text{I/O} \ \text{Fall} \ \text{Time} @ \ \text{Cout} = 30 \ \text{pF} \\ \text{Output} \ \text{V}_{OH} @ \ \text{ISIM}\_\text{IO} = +20 \ \mu\text{A}, \ \text{V}_{\text{IH}} = \text{V}_{DD} \\ \text{Output} \ \text{V}_{OL} @ \ \text{ISIM}\_\text{IO} = -1.0 \ \text{mA}, \ \text{I/O} \ \text{V}_{\text{IL}} = 0 \ \text{V} \end{array}$   | DEVICE               | OUP<br>VII               | 0.7 * SIM_VCC<br>0   |     | 160<br>0.8<br>0.8<br>SIM_VCC<br>0.4    | kHz<br>μs<br>μs<br>V<br>V |
| SIM_VCC = +5.0 V @ IO_ENABLE = L<br>SIM_I/O Fall Time @ Cout = 30 pF<br>Output V <sub>OL</sub> @ ISIM_IO = -1.0 mA, I/O V <sub>IL</sub> = 0 V   | MAN                  |                          | 0                    | 150 | 800<br>0.4                             | ns<br>V                   |
| SIM_VCC = +3.0 V @ IO_ENABLE = L<br>SIM_I/O Fall Time @ Cout = 30 pF<br>Output V <sub>OL</sub> @ ISIM_IO = -1.0 mA, I/O V <sub>IL</sub> = 0 V   | REST                 |                          | 0                    | 150 | 800<br>0.4                             | ns<br>V                   |
| SIM_VCC = $+5.0 V @ I/O = H$ ,<br>IO_ENABLE Returns to High<br>SIM_I/O Rise Time @ Cout = 30 pF   |                      |                          |                      | 2.0 |  | μs                        |
| SIM_VCC = +3.0 V @ I/O = H,<br>IO_ENABLE Returns to High<br>SIM I/O Rise Time @ Cout = 30 pF  |                      |                          |                      | 1.5 |  | μs                        |
| I/O Pull Up Resistor  | I/O_ <sub>RPLD</sub> | <b>1</b><br>(2)          | 13                   | 20  |  | μ3<br>kΩ                  |
| Card I/O Pull Up Resistor   | SIM_I/O_RPLD         | (2)<br><b>10</b><br>(13) | 13                   | 20  |  | kΩ                        |

3. SIM logic input undershoot < -0.30 V, SIM logic input overshoot < 0.30 V.



#### **Level Shifters**

SIM IO

I/O

chi

2.00 V

Ċh2

2.00 V

Figure 8. Typical I/O and SIM\_IO Waveform,

V<sub>DD</sub> = V<sub>CC</sub> = 5.0 V, ENABLE = Low

12

2

The built–in level shifters accommodate the differential voltage between the external MPU and the SIM card. Neither the logic nor the functions of the SIM signals are affected by the interface.

The NCN6011 does not regulate the SIM\_VCC, nor does it detect the overload current.

#### **Bidirectional Level Shifter**

The NCN6011 carries out the voltage difference between the MPU and the Smart Card I/O signals. When the start sequence is completed, and if no failures have been detected, the device becomes essentially transparent for the data transferred on the I/O line. To fulfill the ISO7816–3 specification, both sides of the I/O line have built–in pulsed circuitry to accelerate the signal rise transient. The I/O line is connected on both sides of the interface by a NMOS switch which provide the level shifter and, thanks to its relative high internal impedance, protects the Smart Card in the event of data collision. Such a situation could occur if either the MPU of the smart card forces a signal in the opposite logic level direction.




Figure 9. Typical SIM\_IO Activated by ENABLE Pin, I/O = High (open drain)

#### **Input Schmitt Triggers**

All the Logic Input pins have built–in Schmitt trigger circuits to prevent the NCN6011 against uncontrolled operation. The typical dynamic characteristics of the related pins are depicted in Figure 10.

The output signal is guaranteed to go High when the input voltage is above 0.70\*Vbat, and will go Low when the input voltage is below 0.30\*Vbat.




Figure 10. Typical Schmitt Trigger Characteristic

#### **ESD Protection**

The NCN6011 includes silicon devices to protect the pins against the ESD spikes voltages. To cope with the different ESD voltages developed across these pins, the built–in structures have been designed to handle either 2.0 kV, when related to the microcontroller side, or 4.0 kV when connected with the external contacts. Practically, the SIM\_RST, SIMD\_CLK and SIM\_IO pins can sustain 4.0 kV.

#### Printed Circuit Board Layout

Since the NCN6011 carries high speed currents together with high frequency clock, the printed circuit board must be carefully designed to avoid the risk of uncontrolled operation of the interface.

Care must be observed to avoid common copper track sharing small signal and high power with a relative high impedance. On top of that, the clock signal (both input and output) shall be properly shielding to minimize the high frequency cross talk between this line and the rest of the circuit. In particular, the SIM\_RST signal shall be protected from interference generated by the SIM\_CLK line. Such protection can be achieved by surrounding the SIM\_CLK track by a copper track connected to ground. Generally speaking, the ground plane shall be as large as possible for a given printed circuit board area.





Figure 11. Typical NCN6011/TSSOP-14 Application

#### ORDERING INFORMATION

| Device       | Package  | Shipping         |  |  |
|--------------|----------|------------------|--|--|
| NCN6011DTB   | TSSOP-14 | 96 Units/Rail    |  |  |
| NCN6011DTBR2 | TSSOP-14 | 2500 Tape & Reel |  |  |
| NCN6011DMR2  | Micro-10 | 4000 Tape & Reel |  |  |



#### PACKAGE DIMENSIONS





ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use personal and such pergarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative