

3:1 Active Switch for HDMITM signals with Optimized Equalization for Enhanced Signal Integrity

Features

- Supply voltage, $V_{DD} = 3.3V \pm 5\%$
- Each of the three input ports can support HDMITM or DVI signals
- · Supports both AC-coupled and DC-coupled inputs
- Supports Deep ColorTM
- High Performance, up to 2.5 Gbps per channel
- Switching support for 3 side band signals (SCL, SDA and HPD)
- 5V Tolerance on all side band signals
- SCL, SDA, and HPD pins are the only pins that can support HOT INSERTION
- Integrated 50-ohm (±10%) termination resistors at each high speed signal input
- TMDS input termination control on all high speed inputs
- HDCP reset circuitry for quick communication when switching from one port to another
- Configurable output swing control (500mV, 750mV, 1000mV)
- Configurable Pre-Emphasis levels (0dB, 1.5dB, 3.5dB, & 6.0dB)
- Configurable De-Emphasis (0dB, -3.5dB, -6.0dB, -9.5dB)
- Optimized Equalization
 Single default setting will support all cable lengths
- 8kV Contact ESD protection on all high speed input data channels per IEC 4-2-6100
- Propagation delay ≤ 2ns
- · High Impedance Outputs when disabled
- Packaging (Pb-free & Green): 80-pin QFP (FF80)
 64-pin QFN (ZL64)

Description

07-0212

Pericom Semiconductor's PI3HDMI301 3:1 active switch circuit is targeted for high-resolution video networks that are based on DVI/HDMI™ standards and TMDS signal processing. The PI3HDMI301 is an active 3 TMDS to 1 TMDS receiver switch with Hi-Z outputs. The device receives differential signals from selected video components and drives the video display unit. It provides three controllable output swings, which are 500mV, 750mV and 1000mV. This solution also provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.

Each complete HDMI™/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band switch together with the high speed switch in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables (up to 25 meters).


The maximum DVI/HDMI™ Bandwidth of 2.5 Gbps provides 36-bit deep color support, which is offered by HDMI™ revision 1.3. Due to its active uni-directional feature, this switch is designed for usage only for the video receiver's side. For consumer video networks, the device sits at the receiver's side to switch between multiple video components, such as PC, DVD, STB, D-VHS, etc. The PI3HDMI301 also provides enhanced robust ESD/EOS protection of 8kV, which is required by many consumer video networks today.


The Optimized Equalization provides the user a single optimal setting that can provide passing results for HDMITM jitter tests for all cable lengths: 1meter to 20meters with deep colorTM support up to 36bits.

Pericom also offers the ability to fine tune the equalization settings in situations where cable length is known. For example, if 25meter cable length is required, Pericom's solution can be adjusted to 16dB EQ to accept 25metere cable length.



Pin Configuration






09/25/07

07-0212



Receiver Block1

Each input has integrated equalization that can eliminate deterministic jitter caused by 25meter 24AWG cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the HDMI™ connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, 1 HPD signals, and DDC signals. TMDS Channels have following temination scheme for Rx Sense support.



Note:

1. $R_1 + R_2 = 50 \Omega$

3

07-0212

09/25/07




Pin Description

80 QFP Pin #	64 TQFN Pin #	Pin Name	I/O	Description		
9, 12, 15, 6	7, 9,12, 4	D ₀ +1, D ₁ +1, D ₂ +1, CLK+1	I	Port 1 TMDS Positive inputs		
71, 74, 77, 68	57, 59, 62, 54	D ₀ +2, D ₁ +2, D ₂ +2, CLK+2	I	Port 2 TMDS Positive inputs		
52, 55, 58, 49	43, 45, 48, 40	D ₀ +3, D ₁ +3, D ₂ +3, CLK+3	I	Port 2 TMDS Positive inputs		
8, 11, 14, 5	6, 8, 11, 3	D ₀ -1, D ₁ -1, D ₂ -1, CLK-1	I	Port 1 TMDS Negative inputs		
70, 73, 76, 67	56, 58, 61, 53	D ₀ -2, D ₁ -2, D ₂ -2, CLK-2	I	Port 2 TMDS Negative inputs		
51, 54, 57, 48	42, 44, 47, 39	D ₀ -3, D ₁ -3, D ₂ -3, CLK-3	I	Port 2 TMDS Negative inputs		
4, 10, 16, 24, 30, 36, 37, 47, 53, 59, 65, 66, 72, 78		GND		Ground		
80	63	HPD1	О	Port 1 HPD output		
62	50	HPD2	О	Port 2 HPD output		
44	36	HPD3	О	Port 3 HPD output		
40	32	HPD_Sink	I	Sink side hot plug detector input. High: 5-V power signal asserted from source to sink and EDID is ready. Low: No 5-V power signal asserted from source to sink, or EDID is not ready.		
42	34	ŌĒ	I	Output Enable, Active LOW		
3	2	SCL1	I/O	Port 1 DDC Clock		
64	52	SCL2	I/O	Port 2 DDC Clock		
46	38	SCL3	I/O	Port 3 DDC Clock		
38	31	SCL_Sink	I/O	Sink Side DDC Clock		
2	1	SDA1	I/O	Port 1 DDC Data		
63	51	SDA2	I/O	Port 2 DDC Data		
45	37	SDA3	I/O	Port 3 DDC Data		
39	31	SDA_Sink	I/O	Sink Side DDC Data		
21, 22, 23	17, 18, 19	S1, S2, S3	I	Source Input Control		
7, 13, 17, 27, 33, 43, 50, 56, 61, 69, 75, 79	5, 10, 22, 27, 35, 41, 46, 55, 60	$ m V_{DD}$		3.3V Power Supply		
31, 28, 25, 34	24, 26, 29, 21	D ₀ +, D ₁ +, D ₂ +, CLK+	О	TMDS positive outputs		
32, 29, 26, 35	23, 25, 28, 20	D ₀ -, D ₁ -, D ₂ -, CLK-	О	TMDS negative outputs		
41, 60	33, 49	EQ_S0, EQ_S1	I	Equalizer controls, both controls have internal pull-ups		
19, 18, 20, 1	15, 14, 16, 64	OC_S0, OC_S1, OC_S2, OC_S3	I	Output buffer controls, all control bits have internal pull-ups		

09/25/07





07-0212



Truth Table

Co	Control Pins		I/O Selected		Hot	Plug Detect St	tatus
S1	S2	S3	TMDS outputs	SCL_Sink SDA_Sink	HPD1	HPD2	HPD3
Н	X	X	Port1	SCL1 SDA1	HPD_Sink	L	L
L	Н	X	Port2	SCL2 SDA2	L	HPD_Sink	L
L	L	Н	Port3	SCL3 SDA3	L	L	HPD_Sink
L	L	L	None (Hi-Z)	None (Hi-Z)	L	L	L

OC Setting Value Logic Table

	0Input Co	ontrol Pins		Setting Value		
OC_S3 ⁽¹⁾	OC_S2 ⁽¹⁾	OC_S1 ⁽¹⁾	OC_S0 ⁽¹⁾	Vswing (mV)	Pre-emphasis/De-emphasis (dB)	
0	0	0	0	333	-9.5	
0	0	0	1	500	-6	
0	0	1	0	666	-3.5	
0	0	1	1	1000	none	
0	1	0	0	160	-9	
0	1	0	1	270	-6	
0	1	1	0	340	-3.5	
0	1	1	1	500	0	
1	0	0	0	500	6	
1	0	0	1	500	3.5	
1	0	1	0	500	1.5	
1	0	1	1	500	0	
1	1	0	0	600	0	
1	1	0	1	1000	0	
1	1	1	0	750	0	
1	1	1	1	500	0	

EQ Setting Value Logic Table for high speed data bits (TMDS CLK input is left at 3dB default always)

EQ_S1 ⁽¹⁾	EQ_S0 ⁽¹⁾	Setting Value			
0	0	15dB on all high speed data inputs			
0	1	3dB on all high speed data inputs			
1	0	8dB on all high speed data inputs			
1	1	Optimized Equalization on all high speed data inputs (Default setting which can support all cable lengths from 1meter to 20meters)			

Notes:

1) Integrated internal pull-ups



Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Staraga Tamparatura	650C to 11500C
Storage Temperature	65 C to +150 C
Supply Voltage to Ground Potential	0.5V to +4.0V
DC Input Voltage	0.5V to V _{DD}
DC Output Current	120mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Units	
$V_{ m DD}$	Supply Voltage	3.135	3.3	3.465	V	
T _A	Operating free-air temperature	0		70	°C	
TMDS Diffe	erential PinS					
V _{ID}	V _{ID} Receiver peak-to-peak differential input voltage			1560	mVp-p	
V _{IC}	Input common mode voltage	2		$V_{DD} + 0.01$	V	
V_{DD}	TMDS output termination voltage	3.135	3.3	3.465	V	
R _T	Termination resistance	45	50	55	ohm	
	Signaling rate	0.25		2.5	Gbps	
Control Pins	$S(OC_Sx, EQ_Sx, Sx, \overline{OE})$					
V _{IH}	LVTTL High-level input voltage	2		V_{DD}	V	
$V_{ m IL}$	LVTTL Low-level input voltage	roltage GND		0.8	V	
DDC Pins (S	SCL, SCL_SINK, SDA, SDA_SINK)					
V _{I(DDC)}	Input voltage	GND		5.5	V	
Status Pins	(HPD_SINK)					
V _{IH}	LVTTL High-level input voltage	2		5.3	V	
V _{IL}	LVTTL Low-level input voltage	GND		0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	



TMDS Compliance Test Results

Item	HDMI™ 1.3 Spec	Pericom Product Spec		
Operating Conditions				
Termination Supply Voltage, V _{DD}	3.3V ≤ 5%	$3.30 \pm 5\%$		
Terminal Resistance	50-ohm ± 10%	45 to 55-ohm		
Source DC Characteristics at TP1				
Single-ended high level output voltage, VH	$V_{DD} \pm 10 mV$	$V_{DD}\pm 10 mV$		
Single-ended low level output voltage, VL	$(V_{DD} - 600 \text{mV}) \le VL \le (V_{DD} - 400 \text{mV})$	$(V_{DD} - 600 \text{mV}) \le \text{VL} \le (V_{DD} - 400 \text{mV})$		
Single-ended output swing voltage, Vswing	$400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$	$400 \text{mV} \le V \text{swing} \le 600 \text{mV}$		
Single-ended standby (off) output voltage, Voff	$V_{DD} \pm 10 \text{mV}$	$V_{DD} \pm 10 mV$		
Transmitter AC Characteristics at TP1				
Risetime/Falltime (20%-80%) $ 75ps \le Risetime/Falltime \le 0.4 \text{ Tbit} $ $ (75ps \le tr/tf \le 242ps) @ 1.65 \text{ Gbps} $		240ps		
Intra-Pair Skew at Transmitter Connector, max 0.15 Tbit (90.9ps @ 1.65 Gbps)		60ps max		
Inter-Pair Skew at Transmitter Connector, max	0.2 Tpixel (1.2ns @ 1.65 Gbps)	100ps max		
Clock Jitter, max	0.25 Tbit (151.5ps @ 1.65 Gbps)	82ps max		
Sink Operating DC Characteristics at TP2				
Input Differential Voltage Level, Vdiff	150 ≤ Vdiff ≤ 1200mV	$150 \text{mV} \le \text{V}_{DIFF} \le 1200 \text{mV}$		
Input Common Mode Voltage Level, V _{ICM}	$\begin{array}{l} (\ V_{DD} \mbox{ - } 300mV) \leq Vicm \leq \ (\ V_{DD} \mbox{ - } \\ 37.5mV) \\ Or \\ V_{DD} \pm 10\% \end{array}$	$\begin{array}{l} (\ V_{DD} \text{ - } 300\text{mV}) \leq \text{Vicm} \leq (\ V_{DD} \text{-} \\ 37.5\text{mV}) \\ \text{Or} \\ V_{DD} \pm 10\% \end{array}$		
Sink DC Characteristics When Source Disable	ed or Disconnected at TP2			
Differential Voltage Level	$V_{DD} \pm 10 \text{mV}$	V _{DD} ±10mV		



Electrical Characteristics (over recommended operating conditions unless otherwise noted)

Symbol	Parameter	Test Conditions Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units
I _{CC}	Supply Current	$V_{IH} = V_{DD}$, $V_{IL} = V_{DD}$ - 0.4V, $R_T = 50$ -ohm, $V_{DD} = 3.3V$ Data Input = 1.65 Gbps HDMI TM data		200		mA
P_{D}	Power Dissipation	pattern, m = 2, 3, 4 CLK Input = 165 MHz clock		660		mW
TMDS Di	fferential Pins (A/B; Y/Z)					
V _{OH}	Single-ended high-level output voltage		V _{DD} - 10		V _{DD} + 10	
V _{OL}	Single-ended low-level output voltage		V _{DD} - 600		V _{DD} - 400	mV
V _{swing}	Single-ended output swing voltage		400		600	
V _{OD(O)}	Overshoot of output differential voltage	$V_{DD} = 3.3V$, $R_T = 50$ -ohm Pre-emphasis/De-emphasis = 0dB		6%	15%	2x
V _{OD(U)}	Undershoot of output differential voltage			12%	25%	V_{swing}
$\Delta V_{OC(SS)}$	Change in steady-state common- mode output voltage between logic states			0.5	5	mV
I _(OS)	Short circuit output current				12	mA
V _{ODE(SS)}	Steady state output differential voltage	OC_Sx = GND, Data Input = 250 Mbps HDMI [™] data pattern	560		840	wVa a
V _{ODE(PP)}	Peak-to-peak output differential voltage	CLK Input = 25 MHz clock x = 0, 1, 2, 3	800		1200	mVp-p
V _{I(open)}	Single-ended input voltage under high impedance input or open input	$I_I = 10\mu A$	V _{DD} - 10		V _{DD} + 10	mV
R _{INT}	Input termination resistance	$V_{IN} = 2.9V$	45	50	55	ohm
DDC I/O	Pins (SCL, SCL_SINK, SDA, SDA_S	SINK)				
I _{lkg}	Input leakage current	$V_I = 0.1 V_{DD}$ to 0.9 V_{DD} to isolated DDC ports	-10		10	μΑ
C _{IO}	Input/output capacitance	$V_I = 0V$		7.5		pF
R _{ON}	Switch resistance	$I_{O} = 3mA, V_{O} = 0.4V$		25	50	ohm
V _{PASS}	Switch output voltage	$V_I = 3.3V$, $I_I = 100 \mu A$	1.5(2)	2.0	$2.5^{(3)}$	V
Status Pin	as (HPD)					
V _{OH(TTL)}	TTL High-level output voltage	$I_{OH} = -4mA$	2.4			V
V _{OL(TTL)}	TTL Low-level output voltage	$I_{OH} = 4mA$			0.4	V

(Table Continued)



Electrical Characteristics (Continued)

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units
Control P	Control Pins (OC_Sx, EQ_Sx, S, OE)					
$ I_{IH} $	High-level digital input current	V_{IH} = 2.0V or V_{DD}	-10		10	4
$ { m I}_{ m IL} $	Low-level digital input current	$V_{IL} = GND \text{ or } 0.8V$	-10		10	μΑ
Status Pin	s (HPD_SINK)					
ITerral	High layed digital input aurrent	$V_{IH} = 5.3V$	-50		50	
$ { m I}_{ m IH} $	High-level digital input current	$V_{IH} = 2.0 V$ or V_{DD}	-10		10	μΑ
$ I_{\mathrm{IL}} $	Low-level digital input current	$V_{IL} = GND \text{ or } 0.8V$	-10		10	

10

07-0212

Notes:

- 1. All typical values are at 25°C and with a 3.3V supply.
- 2. The value is tested in full temperature range at 3.0V.
- 3. The value is tested in full temperature range at 3.6V.



Switching Characteristics (over recommended operating conditions unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units
TMDS Di	ifferential Pins (Y/Z)					
tpd	Propagation delay				2000	
t _r	Differential output signal rise time (20% - 80%)		75		140	
t_{f}	Differential output signal fall time (20% - 80%)	$V_{DD} = 3.3V$, $R_T = 50$ -ohm, pre-emphasis/de-emphasis = 0dB	75		140	
t _{sk(p)}	Pulse skew			10	50	
t _{sk(D)}	Intra-pair differential skew			23	50	
t _{sk(o)}	Inter-pair differential skew ⁽²⁾				100	ps
t _{jit(pp)}	Peak-to-peak output jitter from Y/Z(1) residual jitter	pre-emphasis/de-emphasis = 0dB, Data Input = 1.65 Gbps HDMI TM data		15	30	
t _{jit(pp)}	Peak-to-peak output jitter from Y/Z(2:4) residual jitter	pattern CLK Input = 165 MHz clock		18	50	
$t_{ m DE}$	De-emphasis duration	de-emphasis = -3.5dB, Data Input = 250 Mbps HDMI TM data pattern, CLK Input = 25 MHz clock		240		
t_{SX}	Select to switch output				10	
t _{en}	Enable time				200	ns
t _{dis}	Disable time				10	
DDC I/O	Pins (SCL, SCL_SINK, SDA, SDA_SIN	K)				
t _{pd(DDC)}	Propagation delay from SCLn to SCL_SINK or SDAn to SDA_SINK or SDA_SINK to SDAn	$C_{\rm L} = 10 \rm pF$		0.4	2.5	ns
Control a	nd Status Pins (OC_SX, EQ_SX, S, HPI	D_SINK, HPD)				
t _{pd(HPD)}	Propagation delay (from HPD_SINK to the active port of HPD)	C = 10nE		2	6.0	
t _{sx(HPD)}	Switch time (from port select to the latest valid status of HPD)	$C_L = 10 pF$	_	3	6.5	ns

Notes:

- 1. All typical values are at 25°C and with a 3.3V supply.
- 2. $t_{sk(0)}$ is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when inputs are tied together.

Application Information

Supply Voltage


All V_{DD} pins are recommended to have a 0.01uF capacitor tied from V_{DD} to GND to filter supply noise

TMDS inputs

Standard TMDS terminations have already been integrated into Pericom's PI3HDMI201 device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.



Package Mechanical: 80-pin, Low Profile Quad Flat Package (FF80)




07-0100

P-0.6

12



Package Mechanical: 64-pin, Quad Flat Package (ZL64)



07-0045

Ordering Information

Ordering Code	Package Code	Package Description
PI3HDMI301FFE	FF	80-pin, Pb-free & Green QFP
PI3HDMI301ZLE	ZL	64-pin, Pb-free & Green QFN

Notes:


- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI & Deep Color are trademarks of Silicon Image

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

13

07-0212







HDMI Licensing, LLC, a wholly owned subsidiary of Silicon Image, Inc., is the agent responsible for licensing the HDMI Specification, promoting the HDMI standard and providing education on the benefits of HDMI to retailers and consumers. The HDMI Specification was developed by Sony, Hitachi, Thomson (RCA), Philips, Matsushita (Panasonic), Toshiba and Silicon Image as the digital interface standard for the consumer electronics market. The HDMI specification combines uncompressed high-definition video and multi-channel audio in a single digital interface to provide crystal-clear digital quality over a single cable. For more information about HDMI, please visit www.hdmi.org