

**3:1 Active EYE HDMI™ switch
with Electrical Idle Detect****Features**

- 3 digital video inputs can be switched to a single output
- Each input can be AC coupled video or DC coupled, while the output will maintain its DC coupled, current-steering, TMDS compliance
- TMDS pixel clock support up to 250MHz max
- Deep Color™ support up to 36bits max per link
- Integrated DDC switch to connect DDC path from HDMI™ input connectors to HDCP block in the HDMI™ Receiver.
- Can support Clock Stretching on DDC path
- HDCP reset circuitry for quick communication when switching from one port to another
 - Automatic Termination turn-off circuitry when port is deselected
 - Clock Detection: Will disable output TMDS channels when no TMDS pixel clock is present
- Flexible termination;
 - when TMDS channel is off, 50ohm termination is changed to 800Kohm
- Integrated ESD on all data input channels
 - 8kV contact per IEC61000-4-2
- Optimized Equalization with support for up to 20 meter input cable lengths
- Packaging (Pb-free and Green)
 - 56 contact TQFN (ZFE)


Description

Fully compatible HDMI™ signal support with backward compatibility to the DVI 1.0 standard, Pericom's new "Active EYE" switch technology is all you need to connect multiple, unknown sources, to a single display. Without any affect on HDCP, these switches can be used almost anywhere. In addition to supporting DC coupled HDMI™ and DVI inputs, Pericom's PI3HDMI231-A can also level shift an AC coupled HDMI™ or Dual Mode DP signal to a DC coupled HDMI™ output.


Pericom's HDMI™ product family has been designed specifically to support color depths of up to 12bits per channel, as specified in the HDMI™ revision 1.3 standard. We have integrated the entire interface solution so the TV designer doesn't have to think about it.

This includes, integrated DDC switching.

Pin Description




Block Diagram



Receiver Block

The HDMI™/DVI receive ports are terminated separately as follows:



Truth Table

| | |
|----------------------|--------------------------------|
| EQ_S0 ⁽¹⁾ | EQ value on TMDS data channels |
| 0 | 6dB @ 825MHz |
| 1 | 12dB @ 825MHz |

Notes:

1) Internal 100K-ohm pull down resistor

Each input has integrated equalization that can eliminate deterministic jitter caused by 20meter 24AWG cables. The Rx block is designed to receive all relevant signals directly from the HDMI™ connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, and DDC signals ($R1 + R2 = 50\text{ohm}$).

Transmitter Block

The transmitter block transmits the HDMI™/DVI data according to HDMI™ revision 1.3 transmitter spec.

Source Selection Look-up Table

| Control Bits | | I/O Selected | | Hot Plug Detect Status | | |
|--------------|------|--|--|------------------------|----------|----------|
| SEL2 | SEL1 | TMDS output | SCL_SINK/SDA_SINK | HPD1 | HPD2 | HPD3 |
| H | H | TMDS Port 1 is active and port 2 and 3 have 50ohm termination disconnected | SCL1/SDA1 | HPD_SINK | L | L |
| H | L | TMDS Port 2 is active and port 1 and 3 have 50ohm termination disconnected | SCL2/SDA2 | L | HPD_SINK | L |
| L | L | TMDS Port 3 is active and port 1 and 2 have 50ohm termination disconnected | SCL3/SDA3 | L | L | HPD_SINK |
| L | H | NONE(Z) All terminations are disconnected | NONE(Z) Are pulled HIGH by external pull-up termination | HPD_SINK | HPD_SINK | HPD_SINK |

Electrical Specifications
Absolute Maximum Conditions

| Symbol | Parameter | Min | Typ | Max | Units | Note |
|------------------|---|------|-----|----------------------|-------|------|
| V _{DD} | TMDS Supply Voltage | -0.3 | | 4.0 | V | 1, 2 |
| V _I | Input Voltage | -0.3 | | V _{DD} +0.3 | V | 1, 2 |
| V _O | Output Voltage | -0.3 | | V _{DD} +0.3 | V | 1, 2 |
| V _{DD5} | +5V power supply used during power down situation | -0.3 | | 6.0 | V | |

Notes:

1. Permanent device damage can occur if absolute maximum conditions are exceeded.
2. Functional operation should be restricted to the conditions described under Normal Operating Conditions.

Electrical Specifications
Normal Operating Conditions

| Symbol | Parameter | Min | Typ | Max | Units |
|------------------|---|-------|-----|-------|-------|
| V _{DD} | TMDS Analog Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| V _{DD5} | +5V power supply used during power down (from HDMI connector) | 4.5 | | 5.5 | V |
| T _A | Ambient Temperature (with power applied) | 0 | 25 | 70 | °C |

Electrical Characteristics Over Recommended Operating Conditions (unless otherwise noted)

| Symbol | Description | Test Conditions | | Min | Typ | Max | Units |
|-----------------|-------------------------|--|---|-----|-----|-----|-------|
| I _{CC} | Supply current | SEL1/SEL2 = LOW/LOW LOW/HIGH HIGH/HIGH | V _{IH} = V _{DD} , V _{IL} = V _{DD} -0.6V RT=50Ω, V _{DD} =3.3V | | | 120 | mA |
| | | SEL1/SEL2 = HIGH/LOW | TMDS data inputs = 2.5Gbps HDMI data pattern | | | 35 | |
| I _{DD} | 5V power supply current | | TMDS clock input = 250MHz | | | 5 | mA |

Electrical Characteristics Over Recommended Operating Conditions (unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units |
|-------------------------------|--|---|----------------------|---------------------|----------------------|------------------------|
| TMDS Differential pins | | | | | | |
| V _{OH} | Single-ended high level output voltage | V _{DD} = 3.3V, RT = 50Ω | V _{DD} -10 | | V _{DD} +10 | mV |
| V _{OL} | Single-ended low level output voltage | | V _{DD} -600 | | V _{DD} -400 | mV |
| V _{swing} | Single-ended output swing voltage | | 400 | | 600 | mV |
| V _{OD(O)} | Overshoot of output differential voltage | | | | 15% | 2 x V _{swing} |
| V _{OD(U)} | Undershoot of output differential voltage | | | | 25% | 2 x V _{swing} |
| ΔV _{OC(SS)} | Change in steady-state common-mode output voltage between logic states | | | | 5 | mV |
| I _{OS} | Short Circuit output current | | -12 | | 12 | mA |
| V _{I(open)} | Single-ended input voltage under high impedance input or open input | I _I = 10uA | V _{DD} -10 | | V _{DD} +10 | mV |
| R _{INT} | Input termination resistance | V _{IN} = 2.9V | 45 | 50 | 55 | Ω |
| CLK_Detect | TMDS clock detection for normal operation. Outputs are Hi-Z if CLK signal detected is outside of this Normal operating range | Frequency | 15 | | 340 | MHz |
| | | Differential Voltage Swing | 140 | | | mV |
| I _{OZ} | Leakage current with Hi-Z I/O | V _{DD} = 3.6V, V _{DD5} = 5.5V | | | 5 | uA |
| I _{OFF} | Leakage current when V _{DD} is not present | V _{DD} = 0V or open, V _{DD5} = 5.5V | | | 10 | uA |

(Continued)

Switching Characteristics (over recommended operating conditions unless otherwise noted)

| TMDS Differential Pins | | | | | | |
|------------------------|--|--|------|---------------------|------|-------|
| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units |
| t _{pd} | Propagation delay | V _{DD} = 3.3V, R _T = 50-ohm | | | 2000 | ps |
| t _r | Differential output signal rise time (20% - 80%) | | | 140 | | |
| t _f | Differential output signal fall time (20% - 80%) | | | 140 | | |
| t _{sk(p)} | Pulse skew | | | 10 | 50 | |
| t _{sk(D)} | Intra-pair differential skew | | | 23 | 50 | |
| t _{sk(o)} | Inter-pair differential skew | | | | 100 | |
| t _{jit(pp)} | Peak-to-peak output jitter CLK residual jitter | Data Input = 1.65 Gbps HDMI™ data pattern CLK Input = 165 MHz clock | | 15 | 30 | ps |
| t _{jit(pp)} | Peak-to-peak output jitter DATA residual jitter | | | 18 | 50 | |
| t _{SX} | Select to switch output | | | | 10 | ns |
| t _{en} | Enable time | | | | 600 | |
| t _{dis} | Disable time | | | | 10 | |

| DDC I/O Pins (SCL, SCL_SINK, SDA, SDA_SINK) | | | | | | |
|---|---|-----------------------|------|---------------------|------|-------|
| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units |
| t _{pd(DDC)} | Propagation delay from SCLn to SCL_SINK or SDA _n to SDA_SINK or SDA_SINK to SDA _n | C _L = 10pF | | 0.4 | 2.5 | ns |

| Control and Status Pins (OC_SX, EQ_SX, S, HPD_SINK, HPD) | | | | | | |
|--|--|-----------------------|------|---------------------|------|-------|
| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units |
| t _{pd(HPD)} | Propagation delay (from HPD_SINK to the active port of HPD) | C _L = 10pF | | 2 | 6.0 | ns |
| t _{sx(HPD)} | Switch time (from port select to the latest valid status of HPD) | | | 3 | 6.5 | |


| Control Pins | | | | | | |
|-----------------|---|---|------|---------------------|------------------|-------|
| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units |
| I _{IH} | High level digital input current ⁽¹⁾ | V _{IH} = 2V or V _{DD} | -10 | | 10 | μA |
| I _{IL} | Low level digital input current ⁽¹⁾ | V _{IL} = GND or 0.8V | -10 | | 10 | μA |
| V _{IH} | High Level Digital input Voltage | | 2.0 | | V _{DD5} | V |
| V _{IL} | low level digital input voltage | | 0 | | 0.8 | V |

(Continued)

| DDC I/O Pins | | | | | | |
|--------------|--------------------------|---|-----|----|----|----------|
| I_{LK} | Input leakage current | $V_I = 0.1 V_{DD}$ to V_{DD} to isolated DDC inputs | -10 | | 10 | μA |
| C_{IO} | Input/Output capacitance | V_I peak-peak = 1V, 100 KHz | | | 10 | pF |
| R_{ON} | Switch resistance | $I_O = 3mA$, $V_O = 0.4V$ | | 25 | 50 | Ω |

| HPD Path | | | | | | |
|----------|--|---------------------------|-----|--|----------|---------|
| I_{IH} | High level digital input current | $V_{IH} = 2V$ or V_{DD} | -10 | | 10 | μA |
| I_{IL} | Low level digital input current | $V_{IL} = GND$ or $0.8V$ | -10 | | 10 | μA |
| V_{OH} | Single-ended high level output voltage | $I_{OH} = -100\mu A$ | 2.4 | | V_{DD} | V |
| V_{OL} | Single-ended low level output voltage | $I_{OL} = 100\mu A$ | GND | | 0.4 | V |

Package Mechanical: 56-pin, Low Profile Quad Flat Package (ZF56)



Ordering Information

| Ordering Code | Package Code | Package Description |
|-----------------|--------------|------------------------------|
| PI3HDMI231-AZFE | ZFE | 56-pin, Pb-free & Green TQFN |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI & Deep Color are trademarks of Silicon Image

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Disclaimer

HDMI Licensing, LLC, a wholly owned subsidiary of Silicon Image, Inc., is the agent responsible for licensing the HDMI Specification, promoting the HDMI standard and providing education on the benefits of HDMI to retailers and consumers. The HDMI Specification was developed by Sony, Hitachi, Thomson (RCA), Philips, Matsushita (Panasonic), Toshiba and Silicon Image as the digital interface standard for the consumer electronics market. The HDMI specification combines uncompressed high-definition video and multi-channel audio in a single digital interface to provide crystal-clear digital quality over a single cable. For more information about HDMI, please visit www.hdmi.org