



$1:1\ Active\ HDMI^{TM}\ Redriver\ with$ Optimized Equalization & I²C Buffer

Features

- Supply voltage, $V_{DD} = 3.3V \pm 5\%$
- Support for both DVI and HDMITM signals
- Supports both AC-coupled and DC-coupled inputs
- Supports Deep ColorTM
- High Performance, up to 2.5 Gbps per channel
- 5V Tolerance on I²C path
- Integrated 50-ohm (±10%) termination resistors at each high speed signal input
- Rx Sense Support, CLK-off channel is switched to 250K-Ohm pull-up vs. 50-Ohm pull-up
- Configurable output swing control (400mV, 500mV, 600mV, 750mV, 1000mV)
- Configurable Pre-Emphasis levels (0dB, 1.5dB, 3.5dB, & 6.0dB, 9.0dB)
- Configurable De-Emphasis (0dB, -3.5dB, -6.0dB, -9.5dB)
- Optimized Equalization
 Single default setting will support all cable lengths
- 8kV Contact ESD protection on all input/output data channels per IEC 61000-4-2
- Hot insertion support on output high speed pins & SCL/SDA pins only
- Propagation delay ≤ 1 ns
- · High Impedance Outputs when disabled
- Packaging (Pb-free & Green): 42-contact TQFN (ZH42)

Description

Pericom Semiconductor's PI3HDMI101 1:1 active redriver circuit is targeted for high-resolution video networks that are based on DVI/HDMI™ standards and TMDS signal processing. The PI3HDMI101 is an active redriver with Hi-Z outputs. The device receives differential signals from selected video components and drives the video display unit. This solution also provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.

Each complete HDMI™/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band buffer together with the high speed buffer in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables (up to 25 meters).

The maximum DVI/HDMI™ Bandwidth of 2.5 Gbps provides 36-bit deep color™ support, which is offered by HDMI™ revision 1.3. The PI3HDMI101 also provides enhanced robust ESD/EOS protection of 8kV, which is required by many consumer video networks today.


The Optimized Equalization provides the user a single optimal setting that can provide HDMI[™] compliance for all cable lengths: 1meter to 20meters and color depths of 8bit/ch, or 12bit/ch.

Pericom also offers the ability to fine tune the equalization settings in situations where cable length is known. For example, if 25meter cable length is required, Pericom's solution can be adjusted to 16dB EQ to accept 25meter cable length.

08-0090




Pin Configuration



TMDS Receiver Block

Each high speed data and clock input has the same integrated equalization that can eliminate deterministic jitter caused by input traces or cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the HDMI™ connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, and DDC signals. Pixel clock channel has following temination scheme for Rx Sense support.

2




| Rx Sense | |
|----------|---|
| | R_2 switch is open, CLK+/-termination is $250k\Omega$ |
| | R_2 switch is closed, CLK+/-termination is 50Ω |

Although the TMDS clock input channel (pin 4 and 5) has different termination scheme when port is off, user can still connect TMDS data channels to these pins for better layout if required. Any of the 4 differential inputs and outputs can have data or clock signals passing through.



I²C Buffer



3

Functional Truth Tables

| IADJ | External Pull-Up Range |
|------|---|
| Н | 1 K Ω to 2K Ω (HDMI spec) |
| L | $> 3K\Omega$ (4.7K Ω typically) |

| DDC_EN | Port T / Port R (if no external pull-up resistor |
|--------|--|
| L | Hi-Z (I2C buffer disable) |
| Н | (I2C buffer enable) |




Pin Description

| Pin # | Pin Name | I/O | Description |
|-----------------------|---|-----|---|
| 5, 8, 11, 14 | IN_CLK+, IN_D0+, IN_D1+, IN_D2+ | I | TMDS Positive inputs |
| 4, 7, 10, 13 | IN_CLK-, IN_D0-, IN_D1-, IN_D2- | I | TMDS Negative inputs |
| 3, 9, 15, 24, 30, 36 | GND | P | Ground |
| 18 | ŌE | I | Output Enable, Active LOW |
| 41 | SCL_R | I/O | DDC Clock , Source Side |
| 40 | SDA_R | I/O | DDC Data, Source Side |
| 6, 12, 23, 27, 33, 37 | $V_{ m DD}$ | P | 3.3V Power Supply |
| 34, 31, 28, 25 | OUT_CLK+, OUT_D0+, OUT_D1+, OUT_D2+ | О | TMDS positive outputs |
| 35, 32, 29, 26 | OUT_CLK-, OUT_D0-, OUT_ D1-, OUT_D2- | О | TMDS negative outputs |
| 1, 2 | EQ_S0, EQ_S1 | I | Equalizer controls, both pins with internal pull-ups |
| 19, 20, 21, 22 | OC_S0, OC_S1, OC_S2, OC_S3 | I | Output buffer controls Note: All 4 pins have internal pull-ups |
| 17 | DDC_EN | I | I2C path enable |
| 38 | SCL_T | I/O | DDC Clock, Sink side |
| 39 | SDA_T | I/O | DDC Data, Sink side |
| 16 | Rx_Sense | I | Rx_Sense control |
| 42 | IADJ | I | High/Low Voltage Selection, depends on I2C external pull-up range |



Complete high speed input Rx block is as follows:





Truth Table

| ŌĒ | Function |
|----|---------------------------|
| 0 | Active |
| 1 | All TMDS outputs are Hi-Z |

Truth Table 1

| OC_S3 ⁽²⁾ | OC_S2 ⁽²⁾ | OC_S1 ⁽²⁾ | OC_S0 ⁽²⁾ | Vswing | Pre/De- |
|----------------------|----------------------|----------------------|----------------------|--------|----------|
| | | | | (mV) | emphasis |
| 0 | 0 | 0 | 0 | 500 | 0 |
| 0 | 0 | 0 | 1 | 600 | 0 |
| 0 | 0 | 1 | 0 | 750 | 0 |
| 0 | 0 | 1 | 1 | 1000 | 0 |
| 0 | 1 | 0 | 0 | 500 | 0 |
| 0 | 1 | 0 | 1 | 500 | 1.5dB |
| 0 | 1 | 1 | 0 | 500 | 3.5dB |
| 0 | 1 | 1 | 1 | 500 | 6dB |
| 1 | 0 | 0 | 0 | 400 | 0 |
| 1 | 0 | 0 | 1 | 400 | 3.5dB |
| 1 | 0 | 1 | 0 | 400 | 6dB |
| 1 | 0 | 1 | 1 | 400 | 9dB |
| 1 | 1 | 0 | 0 | 1000 | 0 |
| 1 | 1 | 0 | 1 | 660 | -3.5dB |
| 1 | 1 | 1 | 0 | 500 | -6dB |
| 1 | 1 | 1 | 1 | 330 | -9dB |

EQ Setting Value Logic Table

| I | $EQ_S1^{(2)}$ | $\mathbf{EQ_S0}^{(2)}$ | Setting Value @ 825MHz |
|---|---------------|-------------------------|-------------------------------|
| | 0 | 0 | 3dB on all high speed inputs |
| | 0 | 1 | 8dB on all high speed inputs |
| | 1 | 0 | 12dB on all high speed inputs |
| | 1 | 1 | 16dB on all high speed inputs |

- 1. External pull-ups are required along SCL/SDA path
- 2. Internal 100Kohm pull-ups

05/02/08

08-0090



Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

| 65°C to +150°C |
|-------------------------|
| 0.5V to +4.0V |
| 0.5V to V _{DD} |
| 120mA |
| 1.0W |
| |

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

| Symbol | Parameter | Min. | Тур. | Max. | Units |
|---------------------------|--|-----------------------|------|-----------------------|-------|
| V _{DD} | Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| T _A | Operating free-air temperature | 0 | | 70 | °C |
| TMDS Diffe | erential Pins | | | | |
| V_{ID} | Receiver peak-to-peak differential input voltage | 150 | | 1560 | mVp-p |
| V _{IC} | Input common mode voltage | 2 | | $V_{DD} + 0.01$ | V |
| V _{DD} | TMDS output termination voltage | 3.135 | 3.3 | 3.465 | V |
| R _T | Termination resistance when RxSense pin is HIGH | 45 | 50 | 55 | ohm |
| TMDS Data Rate | Signaling rate | 0.25 | | 2.5 | Gbps |
| Control Pins | s (OC_Sx, EQ_Sx, OE, DDC_EN) | | | | |
| V _{IH} | LVTTL High-level input voltage | 2 | | $V_{ m DD}$ | 3.7 |
| V_{IL} | LVTTL Low-level input voltage | GND | | 0.8 | V |
| DDC Pins (S | SCL_R, SCL_T, SDA_R, SDA_T) | | | | |
| V _{I(DDC)} | Input voltage | GND | | 5.5 | V |
| I ² C Pins (SC | CL_T, SDA_T) | | | | |
| V_{IH} | High-level input voltage | 0.7 x V _{DD} | | 5.5 | V |
| V _{IL} | Low-level input voltage | -0.5 | | 0.3 x V _{DD} | V |
| V_{ICL} | Low-level input voltage contention (1) | -0.5 | | 0.4 | V |
| I ² C Pins (SC | CL_R, SDA_R) | | | | |
| V _{IH} | High-level input voltage | 0.7 x V _{DD} | | 5.5 | V |
| $V_{ m IL}$ | Low-level input voltage | -0.5 | | 0.3 x V _{DD} | V |

Notes:

1. VIL specification is for the first low level seen by the SCL/SDA lines. V_{ICL} is for the second and subsequent low levels seen by the TSCL/TSDA lines.



| Electrical | Characteristics (over recommended of | perating conditions unless otherwise noted | <u>l)</u> | | | | |
|-------------------------------|--|--|--------------------------|----------------------------|--------------------------|--------------------|--|
| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units | |
| I_{DD} | Supply Current | $V_{IH} = V_{DD}$, $V_{IL} = V_{DD}$ - 0.4V, $R_T = 50$ -ohm, $V_{DD} = 3.3V$ Data Inputs = 1.65 Gbps HDMI data | | 120 | | mA | |
| P_{D} | Power Dissipation | pattern CLK Inputs = 165 MHz clock OC_Sx = Low, x = 0,1,2,3 | | 400 | | mW | |
| I_{DDQ} | Standby Current | \overline{OE} = HIGH, VDD = 3.3V, Source = off | | 2 | | mA | |
| TMDS Dif | ferential Pins | | • | | | | |
| V _{OH} | Single-ended high-level output voltage | | V _{DD} - 10 | | V _{DD} + 10 | | |
| V_{OL} | Single-ended low-level output voltage | | V _{DD} - 600 | | V _{DD} - 400 | mV | |
| V_{swing} | Single-ended output swing voltage | $V_{\rm DD} = 3.3 \text{ V}, R_{\rm T} = 50 \text{-ohm}$ | 400 | | 600 | | |
| $V_{\mathrm{OD}(\mathrm{O})}$ | Overshoot of output differential voltage | Pre-emphasis/De-emphasis = 0dB | | 6% | 15% | 2x | |
| $V_{\mathrm{OD}(\mathrm{U})}$ | Undershoot of output differential voltage | | | 12% | 25% | V _{swing} | |
| $\Delta V_{OC(SS)}$ | Change in steady-state common-mode output voltage between logic states | | | 0.5 | 5 | mV | |
| $I_{(OS)}$ | Short circuit output current | | | | 12 | mA | |
| V _{ODE(SS)} | Steady state output differential voltage | $OC_Sx = GND$, Data Inputs = 250 | 560 | | 840 | | |
| V _{ODE(PP)} | Peak-to-peak output differential voltage | Mbps HDMI data pattern, 25 MHz pixel clock, x = 0,1,2,3 | 800 | | 1200 | mVp-p | |
| V _{I(open)} | Single-ended input voltage under high impedance input or open input | $I_I = 10 \mu A$ | V _{DD} - 10 | | V _{DD} + 10 | mV | |
| R _{INT} | Input termination resistance | $V_{IN} = 2.9V$, RxSense pin = HIGH | 45 | 50 | 55 | ohm | |
| Control Pi | ns (OE, DDC_EN, IADJ) | | | | | | |
| I_{IH} | High-level digital input current | $V_{IH} = 2V$ or V_{DD} | -10 | | 10 | μА | |
| I_{IL} | Low-level digital input current | $V_I = GND \text{ or } 0.8 \text{ V}$ | -10 | | 10 | μА | |
| I ² C Pins (S | CL_T, SDA_T) (T Port) | | | | | | |
| Т., | Input leakage current | $V_{\rm I} = 5.5 \ { m V}$ | -50 | | 50 | | |
| I_{ikg} | Input leakage current | $V_I = V_{DD}$ | -20 | | 20 | μA | |
| I_{OH} | High-level output current | $V_O = 3.6 \text{ V}$ | -10 | | 10 | μA | |
| $I_{ m IL}$ | Low-level input current | $V_{IL} = GND$ | -40 | | 40 | μА | |
| V_{OL} | Low-level output voltage | $I_{OL} = 2.5 \text{ mA}$ IADJ = H | 0.65 | | 0.9 | V | |
| Cra | Input/output capacitance | $V_I = 5.0 \text{ V}$ or 0 V, Frequency = 100kHz | | | 25 | ьE | |
| C_{IO} | Input/output capacitance | $V_I = 3.0 \text{ V or } 0 \text{ V}, \text{Freq} = 100 \text{kHz}$ | | | 10 | pF | |
| $V_{OH(TTL)^{^{1}}} \\$ | TTL High-level output voltage | $I_{OH} = -8 \text{ mA}$ | 2.4 | | | V | |
| V _{OL(TTL)} 1 | TTL Low-level output voltage | $I_{OL} = 8 \text{ mA}$ | | | 0.4 | V | |

1. Voh/Vol of external driver at the R and T ports.

(Table Continued)





| I ² C Pins (SCL_R, SDA_R Port) | | | | | | | | |
|---|---------------------------|--|-----|--|-----|----|--|--|
| T., | Input leakage current | $V_{\rm I} = 5.5 \text{ V}$ | -50 | | 50 | μА | | |
| I _{ikg} | | $V_{I} = V_{DD}$ | -10 | | 10 | | | |
| I _{OH} | High-level output current | $V_O = 3.6 \text{ V}$ | -10 | | 10 | μА | | |
| I_{IL} | Low-level input current | $V_{IL} = GND$ | -10 | | 10 | μΑ | | |
| V_{OL} | Low-level output voltage | $I_{OL} = 4 \text{ mA}, IADJ = H$ | | | 0.2 | V | | |
| C | I Input capacitance | $V_I = 5.0 \text{ V or } 0 \text{ V, Freq} = 100 \text{kHz}$ | | | 25 | ьЕ | | |
| C_{I} | | $V_I = 3.0 \text{ V or } 0 \text{ V, Freq} = 100 \text{kHz}$ | | | 10 | pF | | |

Switching Characteristics (over recommended operating conditions unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units |
|--------------------------|---|---|------|----------------------------|------|-------|
| TMDS Di | fferential Pins | | | | | |
| tpd | Propagation delay | | | | 2000 | |
| t _r | Differential output signal rise time (20% - 80%) | | 75 | | 240 | |
| t_{f} | Differential output signal fall time (20% - 80%) | $V_{DD} = 3.3V$, $R_T = 50$ -ohm, pre-emphasis/de-emphasis = 0dB | 75 | | 240 | |
| t _{sk(p)} | Pulse skew | 7 | | 10 | 50 | |
| t _{sk(D)} | Intra-pair differential skew | 1 | | 23 | 50 | |
| t _{sk(o)} | Inter-pair differential skew ⁽²⁾ | 1 | | | 100 | ps |
| t _{CLKjit(pp)} | Peak-to-peak output jitter for TMDS clock channel | pre-emphasis/de-emphasis = 0dB, Data Inputs = 1.65 Gbps HDMI data | | 15 | 30 | |
| t _{Datajit(pp)} | Peak-to-peak output jitter for TMDS data channels | pattern CLK input = 165 MHz clock | | 18 | 50 | |
| t _{DE} | De-emphasis duration | de-emphasis = -3.5dB, Data Inputs = 250 Mbps HDMI data pattern, CLK output = 25 MHz clock | | 240 | | |
| t_{SX} | Select to switch output | | | | 10 | |
| t _{en} | Enable time | | | | 200 | ns |
| t_{dis} | Disable time | | | | 10 | |
| I2C PINS | (SCL_R, SDA_R, SCL_T, SDA_T) | | | | | |
| $t_{\rm PLH}$ | Propagation delay time, low-to-high-level output SCL_T/SDA_T to SCL_R/SDA_R | $IADJ = V_{DD}$ | | | 500 | |
| t _{PHL} | Propagation delay time, high-to-low-level output SCL_T/SDA_T to SCL_R/SDA_R | $C_{LOAD} = 300 \text{ pF}$ Tbuffer: Rpu = 2K, Vpu = 3.0V | | | 136 | |
| t _{PLH} | Propagation delay time, low-to-high-level output SCL_T/SDA_T to SCL_R/SDA_R | Rbuffer: Rpu = 1.2K, Vpu = 3.3V or Rpu = 1.8K, Vpu = 5V | | | 450 | |
| t _{PHL} | Propagation delay time, high-to-low-level output SCL_T/SDA_T to SCL_R/SDA_R | $IADJ = GND$ $C_{LOAD} = 100 \text{ pF}$ | | | 136 | ns |
| t _r | SCL_T/SDA_T Output signal rise time | See Fig. A | | | 999 | 1 |
| t_{f} | SCL_T/SDA_T Output signal fall time | | | | 90 | 1 |
| t _r | SCL_R/SDA_R Output signal rise time | | | | 999 | 1 |
| t_{f} | SCL_R/SDA_R Output signal fall time | 1 | | | 90 | |
| t _{set} | Enable to start condition | | | 6 | 10 | ns |
| t _{hold} | Enable after stop condition | 7 | | 6 | 10 | |







Figure A. I²C Timing Test Circuit and Definition



TMDS output oscillation elimination

The TMDS inputs do not incorporate a squelch circuit. Therefore, we reccomend the input to be externally biased to prevent output oscillation. One pin will be pulled high to VDD with the other grounded through a 1.5Kohm resistor as shown.



TMDS Input Fail-Safe Recommendation



Application Information


Supply Voltage

All V_{DD} pins are recommended to have a 0.01 uF capacitor tied from V_{DD} to GND to filter supply noise

TMDS inputs

Standard TMDS terminations have already been integrated into Pericom's PI3HDM101 device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.

Package Mechanical: 42-pin, Low Profile Quad Flat Package (ZH42)



08-0098

Ordering Information

| Ordering Code | Package Code | Package Description |
|---------------|--------------|------------------------------|
| PI3HDMI101ZHE | ZH | 42-pin, Pb-free & Green TQFN |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI & Deep Color are trademarks of Silicon Image

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com 12



HDMI Licensing, LLC, a wholly owned subsidiary of Silicon Image, Inc., is the agent responsible for licensing the HDMI Specification, promoting the HDMI standard and providing education on the benefits of HDMI to retailers and consumers. The HDMI Specification was developed by Sony, Hitachi, Thomson (RCA), Philips, Matsushita (Panasonic), Toshiba and Silicon Image as the digital interface standard for the consumer electronics market. The HDMI specification combines uncompressed high-definition video and multi-channel audio in a single digital interface to provide crystal-clear digital quality over a single cable. For more information about HDMI, please visit www.hdmi.org

08-0090