



## Wireless Components

ASK Transmitter 434 MHz

TDA 5100A Version 1.0

Specification March 2001

preliminary

<b>Revision History</b>		
Current Version: 1.0, March 2001		
Previous Version: 0.1, April 2000		
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)
	3-3 ... 3-5	Interface schematics inserted
3-4, 3-5	4-5, 4-6	Hints on the crystal oscillator revised and moved to paragraph applications
3-5, 3-6	3-8, 3-9	Tables adapted, description of power modes revised
	3-10	Timing diagram added
4-1, 4-2	4-1 ... 4-6	new
5-3, 5-4	5-3 ... 5-5	Table corrected for pin1: „V > 1.4 V“ replaced by „pin open“ VCO frequency range added, some limits adapted
	5-6 ... 5-6	Table inserted: AC/DC characteristics over full supply- and temperature range

ABM®, AOP®, ARCOFI®, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®, SICOFI®-2, SICOFI®-4, SICOFI®-4µC, SLICOFI® are registered trademarks of Infineon Technologies AG.

#### **Edition 15.02.2001**

**Published by Infineon Technologies AG,  
Balanstraße 73,  
81541 München**

© Infineon Technologies AG 2001.  
All Rights Reserved.

#### **Attention please!**

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

#### **Packing**

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

#### **Components used in life-support devices or systems must be expressly authorized for such purpose!**

Critical components<sup>1</sup> of the Infineon Technologies AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Infineon Technologies AG.

1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.


2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

## Product Info

### General Description

The TDA 5100A is a single chip ASK transmitter for the frequency band 433-435 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery life. Additionally features like a power down mode, a low power detect and a divided clock output are implemented.

### Package



### Features

- fully integrated frequency synthesizer
- VCO without external components
- high efficiency power amplifier
- frequency range 433-435 MHz
- ASK modulation
- low supply current (typically 7mA)
- voltage supply range 2.1 - 4 V
- power down mode
- low voltage sensor
- clock output for  $\mu$ C
- low external component count

### Applications

- Keyless entry systems
- Remote control systems
- Alarm systems
- Communication systems

### Ordering Information

Type	Ordering Code	Package
TDA 5100A	Q67036-A1149	P-TSSOP-10
available on tape and reel		

# 1

## Table of Contents

<b>1 Table of Contents</b> .....	1-i
<b>2 Product Description</b> .....	2-1
2.1 Overview .....	2-2
2.2 Applications .....	2-2
2.3 Features .....	2-2
2.4 Package Outlines .....	2-3
<b>3 Functional Description</b> .....	3-1
3.1 Pin Configuration .....	3-2
3.2 Pin Definitions and Functions .....	3-3
3.3 Functional Block diagram .....	3-6
3.4 Functional Blocks .....	3-7
<b>4 Applications</b> .....	4-1
4.1 50 Ohm-Output Testboard Schematic .....	4-2
4.2 50 Ohm-Output Testboard Layout .....	4-3
4.3 Bill of material (50 Ohm-Output Testboard) .....	4-4
4.4 Hints .....	4-5
<b>5 Reference</b> .....	5-1
5.1 Absolute Maximum Ratings .....	5-2
5.2 Operating Range .....	5-2
5.3 AC/DC Characteristics .....	5-3

# 2 Product Description

## Contents of this Chapter

2.1	Overview . . . . .	2-2
2.2	Applications . . . . .	2-2
2.3	Features . . . . .	2-2
2.4	Package Outlines . . . . .	2-3

## 2.1 Overview

The TDA 5100A is a single chip ASK transmitter for the frequency band 433-435 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery life. Additional features like a power down mode, a low power detect and a divided clock output are implemented.

## 2.2 Applications

- Keyless entry systems
- Remote control systems
- Alarm systems
- Communication systems

## 2.3 Features

- fully integrated frequency synthesizer
- VCO without external components
- high efficiency power amplifier
- frequency range 433-435 MHz
- ASK modulation
- low supply current (typically 7 mA)
- voltage supply range 2.1 - 4 V
- power down mode
- low voltage sensor
- clock output for  $\mu\text{C}$
- low external component count

## 2.4 Package Outlines




Figure 2-1 P-TSSOP-10


# 3 Functional Description

## Contents of this Chapter

3.1	Pin Configuration . . . . .	3-2
3.2	Pin Definitions and Functions . . . . .	3-3
3.3	Functional Block diagram . . . . .	3-6
3.4	Functional Blocks. . . . .	3-7
3.4.1	PLL Synthesizer. . . . .	3-7
3.4.2	Crystal Oscillator . . . . .	3-7
3.4.3	Power Amplifier . . . . .	3-7
3.4.4	Low Power Detect . . . . .	3-8
3.4.5	Power Modes. . . . .	3-8
3.4.5.1	Power Down Mode . . . . .	3-8
3.4.5.2	PLL Enable Mode . . . . .	3-8
3.4.5.3	Transmit Mode. . . . .	3-8
3.4.5.4	Power mode control. . . . .	3-8
3.4.6	Recommended timing diagram for ASK-Modulation . . . . .	3-10



### 3.1 Pin Configuration






Pin\_config.wmf



Figure 3-1 IC Pin Configuration

Table 3-1 Pin Configuration		
Pin No.	Symbol	Function
1	PDWN	Power Down Mode Control
2	VS	Voltage Supply
3	GND	Ground
4	LF	Loop Filter
5	DATA	Amplitude Shift Keying Data Input
6	CLKOUT	Clock Driver Output
7	COSC	Crystal Oscillator Input
8	PAGND	Power Amplifier Ground
9	PAOUT	Power Amplifier Output
10	LPD	Low Power Detect Output


### 3.2 Pin Definitions and Functions

Table 3-2			
Pin No.	Symbol	Interface Schematic	Function
1	PDWN		<p>Disable pin for the complete transmitter circuit.</p> <p>A logic low (PDWN &lt; 0.7 V) turns off all transmitter functions.</p> <p>A logic high (PDWN &gt; 1.5 V) gives access to all transmitter functions.</p> <p>PDWN input will be pulled up by 40 μA internally by setting DATA to a logic high-state.</p>
2	VS		<p>This pin is the positive supply of the transmitter electronics.</p> <p>An RF bypass capacitor should be connected directly to this pin and returned to GND (pin 3) as short as possible.</p>
3	GND		General ground connection.
4	LF		<p>Output of the charge pump and input of the VCO control voltage.</p> <p>The loop bandwidth of the PLL is 150 kHz when only the internal loop filter is used.</p> <p>The loop bandwidth may be reduced by applying an external RC network referencing to the positive supply VS (pin 2).</p>

5	<p>DATA</p> 	<p>Digital amplitude modulation can be imparted to the Power Amplifier through this pin.</p> <p>A logic high (DATA &gt; 1.5 V or open) enables the Power Amplifier.</p> <p>A logic low (DATA &lt; 0.5 V) disables the Power Amplifier.</p>
6	<p>CLKOUT</p> 	<p>Clock output to supply an external device. An external pull-up resistor has to be added in accordance to the driving requirements of the external device.</p> <p>The clock output frequency is 3.39 MHz when a crystal of 13.56 MHz is used.</p>
7	<p>COSC</p> 	<p>This pin is connected to the reference oscillator circuit.</p> <p>The reference oscillator is working as a negative impedance converter. It presents a negative resistance in series to an inductance at the COSC pin.</p> <p>The resonance frequency of the crystal should be 13.56 MHz to achieve an output frequency of 434 MHz.</p>

8	PAGND		<p>Ground connection of the power amplifier.</p> <p>The RF ground return path of the power amplifier output PAOUT (pin 9) has to be concentrated to this pin.</p>
9	PAOUT		<p>RF output pin of the transmitter.</p> <p>A DC path to the positive supply VS has to be supplied by the antenna matching network.</p>
10	LPD		<p>This pin provides an output indicating the low-voltage state of the supply voltage VS.</p> <p>VS &lt; 2.15 V will set LPD to the low-state.</p> <p>An internal pull-up current of 40 <math>\mu</math>A gives the output a high-state at supply voltages above 2.15 V.</p>

### 3.3 Functional Block diagram



Funct\_Block\_Diagram.wmf

Figure 3-2 Functional Block diagram

## 3.4 Functional Blocks

### 3.4.1 PLL Synthesizer

The Phase Locked Loop synthesizer consists of a Voltage Controlled Oscillator (VCO), an asynchronous divider chain, a phase detector, a charge pump and a loop filter. It is fully implemented on chip. The tuning circuit of the VCO consisting of spiral inductors and varactor diodes is on chip, too. Therefore no additional external components are necessary. The nominal center frequency of the VCO is 869 MHz. The oscillator signal is fed both, to the synthesizer divider chain and to the power amplifier. The overall division ratio of the asynchronous divider chain is 64, a 13.56 MHz crystal should be used. The phase detector is a Type IV PD with charge pump. The passive loop filter is realized on chip.

### 3.4.2 Crystal Oscillator

The crystal oscillator operates at 13.56 MHz.

The output frequency at CLKOUT (pin 6) is 3.39 MHz, this is the crystal frequency divided by 4.

### 3.4.3 Power Amplifier

The VCO frequency 866-870 MHz is divided by 2 and fed to the power amplifier.

The Power Amplifier can be switched on and off by the signal at DATA (pin 5).

**Table 3-3**

DATA (pin 5)	Power Amplifier
Low <sup>1)</sup>	OFF
Open <sup>2)</sup> , High <sup>3)</sup>	ON

1) Low: Voltage at pin < 0.5 V

2) Open: Pin open

3) High: Voltage at pin > 1.5 V

The Power Amplifier has an Open Collector output at PAOUT (pin 9) and requires an external pull-up coil to provide bias. The coil is part of the tuning and matching LC circuitry to get best performance with the external loop antenna. To achieve the best power amplifier efficiency, the high frequency voltage swing at PAOUT (pin 9) should be twice the supply voltage.

The power amplifier has its own ground pin PAGND (pin 8) in order to reduce the amount of coupling to the other circuits.

### 3.4.4 Low Power Detect

The supply voltage is sensed by a low power detector. When the supply voltage drops below 2.15 V, the output LPD (pin 10) switches to the low-state. To minimize the external component count, an internal pull-up current of 40  $\mu$ A gives the output a high-state at supply voltages above 2.15 V.

The output LPD (pin 10) can either be connected to DATA (pin 5) to switch off the PA as soon as the supply voltage drops below 2.15 V or it can be used to inform a micro-controller to stop the transmission after the current data packet.

### 3.4.5 Power Modes

The IC provides three power modes, the POWER DOWN MODE, the PLL ENABLE MODE and the TRANSMIT MODE.

#### 3.4.5.1 Power Down Mode

In the POWER DOWN MODE the complete chip is switched off.

The current consumption is less than 100nA.

#### 3.4.5.2 PLL Enable Mode

In the PLL ENABLE MODE the PLL is switched on but the power amplifier is turned off to avoid undesired power radiation during the time the PLL needs to settle. The turn on time of the PLL is determined mainly by the turn on time of the crystal oscillator and is less than 1 msec when the specified crystal is used.

The current consumption is typically 3.5 mA.

#### 3.4.5.3 Transmit Mode


In the TRANSMIT MODE the PLL is switched on and the power amplifier is turned on too.

The current consumption of the IC is typically 7 mA when using a proper transforming network at PAOUT, see Figure 4-1.

#### 3.4.5.4 Power mode control

The bias circuitry is powered up via a voltage  $V > 1.5$  V at the pin PDWN (pin 1). When the bias circuitry is powered up, the pin DATA is pulled up internally. Forcing the voltage at the pin DATA low overrides the internally set state.

The principle schematic of the power mode control circuitry is shown in Figure 3-5.



Power\_Mode.wmf

Figure 3-5 Power mode control circuitry

Table 3-4 provides a listing of how to get into the different power modes


Table 3-4		
PDWN	DATA	MODE
Low <sup>1)</sup>	Low, Open <sup>2)</sup>	POWER DOWN
High <sup>3)</sup>	Low	PLL ENABLE
High	Open, High	TRANSMIT

- 1) Low: Voltage at pin < 0.7 V (PDWN)  
Voltage at pin < 0.5 V (DATA)
- 2) Open: Pin open
- 3) High: Voltage at pin > 1.5 V

Other combinations of the control pins PDWN and DATA are not recommended.



### 3.4.6 Recommended timing diagram for ASK-Modulation



ASK\_mod.wmf


Figure 3-6 Recommended Timing Diagram for ASK Modulation

# 4 Applications

## Contents of this Chapter

4.1	50 Ohm-Output Testboard Schematic . . . . .	4-2
4.2	50 Ohm-Output Testboard Layout . . . . .	4-3
4.3	Bill of material (50 Ohm-Output Testboard) . . . . .	4-4
4.4	Hints . . . . .	4-5


### 4.1 50 Ohm-Output Testboard Schematic



50ohm\_test\_v5.wmf


Figure 4-1 50 Ω-Output testboard schematic

## 4.2 50 Ohm-Output Testboard Layout



Oben (2.00 06/15/99 tda5101\_v2.fc)

Figure 4-2 Top Side of TDA 5100A-Testboard with 50  $\Omega$ -Output  
It is the same testboard as for an other product



Unten (2.00 06/15/99 tda5101\_v2.fc)

Figure 4-3 Bottom Side of TDA 5100A-Testboard with 50  $\Omega$ -Output  
It is the same testboard as for an other product


### 4.3 Bill of material (50 Ohm-Output Testboard)

Table 4-1 Bill of material		
Part	Value	Specification
R1	4.7 kΩ	0805, ± 5%
R4	open	0805, ± 5%
R5	open	0805, ± 5%
C1	47 nF	0805, X7R, ± 10%
C2	330 pF	0805, COG, ± 5%
C3	3.9 pF	0805, COG, ± 0.1 pF
C4	39 pF	0805, COG, ± 5%
C5	1 nF	0805, X7R, ± 10%
C6	12 pF	0805, COG, ± 1%
C8	15 pF	0805, COG, ± 5%
L1	100 nH	TOKO LL2012-J
L2	39 nH	TOKO LL2012-J
Q1	13.56875 MHz, CL=20pF	Tokyo Denpa TSS-3B 13568.75 kHz Spec.No. 20-18906
IC1	TDA 5100A	
T1	Push-button	replaced by a short
B1	Batteryclip	HU2031-1, RENATA
X1	SMA-S	SMA standing
X2	SMA-S	SMA standing

## 4.4 Hints

### 1. Application Hints on the crystal oscillator

As mentioned before, the crystal oscillator achieves a turn on time less than 1 msec. To achieve this, a NIC oscillator type is implemented in the TDA 5100A. The input impedance of this oscillator is a negative resistance in series to an inductance. Therefore the load capacitance of the crystal  $CL$  (specified by the crystal supplier) is transformed to the capacitance  $Cv$ .



$$Cv = \frac{1}{\frac{1}{CL} + \omega^2 L} \quad \text{Formula 1)}$$

$CL$ : crystal load capacitance for nominal frequency

$\omega$ : angular frequency

$L$ : inductance of the crystal oscillator

#### Example:

Assume a crystal frequency of 13.56 MHz and a crystal load capacitance of  $CL = 20$  pF. The inductance  $L$  is specified within the electrical characteristics at 13.56 MHz to a value of  $4.5$   $\mu$ H. Therefore  $C6$  is calculated to  $12$  pF.

$$Cv = \frac{1}{\frac{1}{CL} + \omega^2 L} = C6$$

## 2. Design hints on the buffered clock output (CLKOUT)

The CLKOUT pin is an open collector output. An external pull up resistor (RL) should be connected between this pin and the positive supply voltage. The value of RL is depending on the clock frequency and the load capacitance CLD (PCB board plus input capacitance of the microcontroller). RL can be calculated to:

$$RL = \frac{1}{f_{CLKOUT} * 8 * CLD}$$

**Table 4-2**

fCLKOUT=3.39 MHz

CL[pF]	RL[kOhm]
5	6.8
10	3.3
20	1.8

Remark: To achieve a low current consumption and a low spurious radiation, the largest possible RL should be chosen.

# 5 Reference

## Contents of this Chapter

5.1	Absolute Maximum Ratings .....	5-2
5.2	Operating Range .....	5-2
5.3	AC/DC Characteristics .....	5-3
5.3.1	AC/DC Characteristics at 3V, 25°C .....	5-3
5.3.2	AC/DC Characteristics at 2.1 V ... 4.0 V, -25°C ... +85°C.....	5-5



## 5.1 Absolute Maximum Ratings

*The AC / DC characteristic limits are not guaranteed. The maximum ratings must not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC may result.*

**Table 5-1 Absolute Maximum Ratings**

Parameter	Symbol	Limit Values		Unit	Remarks
		Min	Max		
Junction Temperature	$T_J$	-40	150	°C	
Storage Temperature	$T_s$	-40	125	°C	
Thermal Resistance	$R_{thJA}$		220	K/W	
ESD integrity, all pins	$V_{ESD}$	-1	+1	kV	100 pF, 1500 $\Omega$

Ambient Temperature under bias:  $T_A = -25^\circ\text{C}$  to  $+85^\circ\text{C}$

## 5.2 Operating Range

Within the operating range the IC operates as described in the circuit description.

**Table 5-2 Operating Range**

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min	Max		
Supply voltage	$V_S$	2.1	4.0	V	
Ambient temperature	$T_A$	-25	85	°C	

## 5.3 AC/DC Characteristics

### 5.3.1 AC/DC Characteristics at 3V, 25°C

Table 5-3 Supply Voltage $V_S = 3\text{ V}$ , Ambient temperature $T_{\text{amb}} = 25^\circ\text{C}$						
Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>Current consumption</b>						
Power down mode	$I_{S\text{ PDWN}}$			100	nA	$V(\text{Pins 1 and 5}) = 0\text{ V}$
PLL enable mode	$I_{S\text{ PLL\_EN}}$		3.3	4.2	mA	
Transmit mode	$I_{S\text{ TRANSM}}$		7	9	mA	Load tank see Figure 4-1
<b>Power Down Mode Control (Pin 1)</b>						
Power down mode	$V_{\text{PDWN}}$	0		0.7	V	$V_{\text{DATA}} < 0.2\text{ V}$
PLL enable mode	$V_{\text{PDWN}}$	1.5		$V_S$	V	$V_{\text{DATA}} < 0.5\text{ V}$
Transmit mode	$V_{\text{PDWN}}$	1.5		$V_S$	V	$V_{\text{DATA}} > 1.5\text{ V}$
Input bias current PDWN	$I_{\text{PDWN}}$			30	$\mu\text{A}$	$V_{\text{PDWN}} = V_S$
<b>Loop Filter (Pin 4)</b>						
VCO tuning voltage	$V_{\text{LF}}$	$V_S - 1.3$		$V_S - 0.8$	V	$f_{\text{VCO}} = 869\text{ MHz}$
Output frequency range 434 MHz-band	$f_{\text{OUT, 434}}$	427	434.5	442	MHz	$V_S - V_{\text{LF}} = 0.6\text{V} \dots 1.6\text{V}$
<b>ASK Modulation Data Input (Pin 5)</b>						
Transmit disabled	$V_{\text{DATA}}$	0		0.5	V	
Transmit enabled	$V_{\text{DATA}}$	1.5		$V_S$	V	
Input bias current DATA	$I_{\text{DATA}}$			30	$\mu\text{A}$	$V_{\text{DATA}} = V_S$
Input bias current DATA	$I_{\text{DATA}}$	-20			$\mu\text{A}$	$V_{\text{DATA}} = 0\text{ V}$
ASK data rate	$f_{\text{DATA}}$			20	kHz	

**Table 5-3 Supply Voltage  $V_S = 3\text{ V}$ , Ambient temperature  $T_{\text{amb}} = 25^\circ\text{C}$** 

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>Clock Driver Output (Pin 6)</b>						
Output current (Low)	$I_{\text{CLKOUT}}$	1			mA	$V_{\text{CLKOUT}} = V_S$
Output current (High)	$I_{\text{CLKOUT}}$			-40	$\mu\text{A}$	$V_{\text{CLKOUT}} = 0\text{ V}$
Saturation Voltage (Low)	$V_{\text{SATL}}$			0.9	V	$I_{\text{CLKOUT}} = 1\text{ mA}$
Saturation Voltage (High)	$V_{\text{SATH}}$	$V_S - 0.9$			V	$I_{\text{CLKOUT}} = 0\text{ mA}$
<b>Crystal Oscillator Input (Pin 7)</b>						
Load capacitance	$C_{\text{COSCmax}}$			5	pF	
Serial Resistance of the crystal				100	$\Omega$	$f = 13.56\text{ MHz}$
Input inductance of the COSC pin			4.5		$\mu\text{H}$	$f = 13.56\text{ MHz}$
<b>Power Amplifier Output (Pin 9)</b>						
Output Power <sup>1)</sup> transformed to 50 Ohm	$P_{\text{OUT434}}$	3	5	7	dBm	$f_{\text{OUT}} = 434\text{ MHz}$
<b>Low Power Detect Output (Pin 10)</b>						
Internal pull up current	$I_{\text{LPD1}}$	30			$\mu\text{A}$	$V_S = 2.3\text{ V} \dots V_S$
Input current low voltage	$I_{\text{LPD2}}$	1			mA	$V_S = 1.9\text{ V} \dots 2.1\text{ V}$

- 1) Power amplifier in overcritical C-operation.  
Matching circuitry as used in the 50 Ohm-Output Testboard.

**5.3.2 AC/DC Characteristics at 2.1 V ... 4.0 V, -25°C ... +85°C**

Table 5-4 Supply Voltage $V_S = 2.1\text{ V} \dots 4.0\text{ V}$ , Ambient temperature $T_{\text{amb}} = -25^\circ\text{C} \dots +85^\circ\text{C}$						
Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>Current consumption</b>						
Power down mode	$I_{S\text{ PDWN}}$			250	nA	$V(\text{Pins 1 and 5}) = 0\text{ V}$
PLL enable mode	$I_{S\text{ PLL\_EN}}$		3.3	4.6	mA	
Transmit mode	$I_{S\text{ TRANSM}}$		7	9.5	mA	Load tank see Figure 4-1
<b>Power Down Mode Control (Pin 1)</b>						
Power down mode	$V_{\text{PDWN}}$	0		0.5	V	$V_{\text{DATA}} < 0.2\text{ V}$
PLL enable mode	$V_{\text{PDWN}}$	1.5		$V_S$	V	$V_{\text{DATA}} < 0.5\text{ V}$
Transmit mode	$V_{\text{PDWN}}$	1.5		$V_S$	V	$V_{\text{DATA}} > 1.5\text{ V}$
Input bias current PDWN	$I_{\text{PDWN}}$			30	$\mu\text{A}$	$V_{\text{PDWN}} = V_S$
<b>Loop Filter (Pin 4)</b>						
VCO tuning voltage	$V_{\text{LF}}$	$V_S - 1.5$		$V_S - 0.65$	V	$f_{\text{VCO}} = 869\text{ MHz}$
Output frequency range 434 MHz-band	$f_{\text{OUT}, 434}$	432.5	434.5	437	MHz	$V_S - V_{\text{LF}} = 0.6\text{V} \dots 1.6\text{V}$
<b>ASK Modulation Data Input (Pin 5)</b>						
Transmit disabled	$V_{\text{DATA}}$	0		0.5	V	
Transmit enabled	$V_{\text{DATA}}$	1.5		$V_S$	V	
Input bias current DATA	$I_{\text{DATA}}$			30	$\mu\text{A}$	$V_{\text{DATA}} = V_S$
Input bias current DATA	$I_{\text{DATA}}$	-20			$\mu\text{A}$	$V_{\text{DATA}} = 0\text{ V}$
ASK data rate	$f_{\text{DATA}}$			20	kHz	

**Table 5-4 Supply Voltage  $V_S = 2.1 \text{ V} \dots 4.0 \text{ V}$ , Ambient temperature  $T_{\text{amb}} = -25^\circ\text{C} \dots +85^\circ\text{C}$** 

Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
<b>Clock Driver Output (Pin 6)</b>						
Output current (Low)	$I_{\text{CLKOUT}}$	1			mA	$V_{\text{CLKOUT}} = V_S$
Output current (High)	$I_{\text{CLKOUT}}$			-40	$\mu\text{A}$	$V_{\text{CLKOUT}} = 0 \text{ V}$
Saturation Voltage (Low)	$V_{\text{SATL}}$			0.9	V	$I_{\text{CLKOUT}} = 1 \text{ mA}$
Saturation Voltage (High)	$V_{\text{SATH}}$	$V_S - 0.9$			V	$I_{\text{CLKOUT}} = 0 \text{ mA}$
<b>Crystal Oscillator Input (Pin 7)</b>						
Load capacitance	$C_{\text{COSCmax}}$			5	pF	
Serial Resistance of the crystal				100	$\Omega$	$f = 13.56 \text{ MHz}$
Input inductance of the COSC pin			4.5		$\mu\text{H}$	$f = 13.56 \text{ MHz}$
<b>Power Amplifier Output (Pin 9)</b>						
Output Power <sup>1)</sup> transformed to 50 Ohm	$P_{\text{OUT434}}$	-2.5	2.5	5.5	dBm	$V_S = 2.2 \text{ V}^2)$
	$P_{\text{OUT434}}$	0	5	8	dBm	$V_S = 3.0 \text{ V}$
	$P_{\text{OUT434}}$	2	7	10	dBm	$V_S = 4.0 \text{ V}$
<b>Low Power Detect Output (Pin 10)</b>						
Internal pull up current	$I_{\text{LPD1}}$	30			$\mu\text{A}$	$V_S = 2.3 \text{ V} \dots V_S$
Input current low voltage	$I_{\text{LPD2}}$	1			mA	$V_S = 1.9 \text{ V} \dots 2.1 \text{ V}$

- 1) Power amplifier in overcritical C-operation.  
 Matching circuitry as used in the 50 Ohm-Output Testboard.  
 Supply-voltage dependency: 2 dB / V at 3 V with reference to 3 V.  
 A smaller load impedance reduces the supply-voltage dependency.  
 Temperature dependency: +1 dB at  $-25^\circ\text{C}$  and -3 dB at  $+85^\circ\text{C}$  with reference to  $+25^\circ\text{C}$ .  
 A higher load impedance reduces the temperature dependency.

- 2) Power amplifier is switched off at 2.15 V