

# TCA62746FG, TCA62746FNG

## 16-Output Constant Current LED Driver with Output Open/Short Detection

The TCA62746 series are LED drivers with sink type constant circuit output, making them ideal for controlling LED modules and displays.

The current value of the 16-output is configurable using one external resistor.


In addition, these drivers are equipped with a function for detecting the output voltage when the output load LEDs open or short, and which then outputs the result as serial data.

These drivers consist of a 16-constant current output block, a 16-bit shift register, a 16-bit latch and a 16-bit AND-gate.

The suffix (G) appended to the part number represents a Lead (Pb)-Free product.

### Features

- 16-output built-in
- Output open detection (OOD) function  
: When in detection mode, outputs the detection results via SOUT.
- Output short detection (OSD) function  
: When in detection mode, outputs the detection results via SOUT.
- Output current setting range  
: 2 to 50 mA × 16-constant current output
- Current accuracy (@  $R_{EXT} = 1.56\text{ k}\Omega$ ,  $V_O = 1.0\text{ V}$ ,  $V_{DD} = 5.0\text{ V}$ )  
: Between outputs:  $\pm 1\%$  (typ.)  
Between devices:  $\pm 3\%$  (typ.)
- Control data format: serial-in, parallel-out
- I/O logic: TTL level (Schmitt trigger input)
- Data transfer frequency:  $f_{MAX} = 25\text{ MHz}$
- Power supply voltage:  $V_{DD} = 4.5\text{ to }5.5\text{ V}$
- Operation temperature range:  $T_{opr} = -40\text{ to }85^\circ\text{C}$
- LED supply voltage:  $V_{O(OFF)} = 16\text{ V (max)}$
- Output delay circuit built-in: Internal data reset circuit for power-on resetting (POR)
- Backward compatible to TB62706B and TB62726A series drivers
- Package: FG type: SSOP24-P-300-1.00B  
FNG type: SSOP24-P-300-0.65A



Weight  
 SSOP24-P-300-1.00B : 0.32 g (typ.)  
 SSOP24-P-300-0.65A : 0.14 g (typ.)


### Caution

This device is sensitive to electrostatic discharge. Please handle with care.  
 The terminals which are marginal to electro static discharge are shown in the following table.  
 (Please refer to page 18 for details.)

ESD condition	Marginal terminals
MM ( $\pm 200\text{V}$ )	5,6,7,8,9,10,11,12,13,14,15,16,19,20


## Pin Assignment (top view)

As shown below, this series has the same pin assignments as the TB62706B and TB62726A series:



Note: Short circuiting an output pin to a power supply pin (V<sub>DD</sub> or V<sub>LED</sub>), or short-circuiting the R<sub>EXT</sub> pin to the GND pin will likely exceed the rating, which in turn may result in smoldering and/or permanent damage. Please keep this in mind when determining the wiring layout for the power supply and GND pins.

**Block Diagram**




**Truth Table**

SCK	$\overline{\text{SLAT}}$	$\overline{\text{OE}}$	SIN	$\overline{\text{OUT0}} \dots \overline{\text{OUT7}} \dots \overline{\text{OUT15}}$	SOUT
	H	L	D <sub>n</sub>	D <sub>n</sub> ... D <sub>n-7</sub> ... D <sub>n-15</sub>	D <sub>n-15</sub>
	L	L	D <sub>n+1</sub>	No Change	D <sub>n-14</sub>
	H	L	D <sub>n+2</sub>	D <sub>n+2</sub> ... D <sub>n-5</sub> ... D <sub>n-13</sub>	D <sub>n-13</sub>
	X	L	D <sub>n+3</sub>	D <sub>n+2</sub> ... D <sub>n-5</sub> ... D <sub>n-13</sub>	D <sub>n-13</sub>
	X	H	D <sub>n+3</sub>	OFF	D <sub>n-13</sub>

Notes: When  $\overline{\text{OUT0}}$  to  $\overline{\text{OUT15}}$  output pins are set to "H" the respective output will be ON and when set to "L" the respective output will be OFF.

In order to ensure proper operations, an external resistor must be connected between the R-EXT and GND pins and the logic power and a Toshiba-recommended capacitor should be connected between the VDD and GND pins.

**Timing Chart**



Note 1: The latch circuit is a leveled-latch circuit. Please exercise precaution as it is not triggered-latch circuit.

Note 2: Keep the  $\overline{\text{SLAT}}$  pin is set to "L" to enable the latch circuit to hold data. In addition, when the  $\overline{\text{SLAT}}$  pin is set to "H" the latch circuit does not hold data. The data will instead pass onto output. When the  $\overline{\text{OE}}$  pin is set to "L" the  $\overline{\text{OUT0}}$  to  $\overline{\text{OUT15}}$  output pins will go ON and OFF in response to the data. In addition, when the  $\overline{\text{OE}}$  pin is set to "H" all the output pins will be forced OFF regardless of the data.

## Pin Functions

Pin No	Pin Name	I/O	Function
1	GND	—	The ground pin.
2	SIN	I	The serial data input pin.
3	SCK	I	The serial data transfer clock input pin.
4	$\overline{\text{SLAT}}$	I	The parallel data save (latch) signal input pin. When the "L" level is constant, it is saved as parallel data. Also used for OOD/OSD mode settings.
5	$\overline{\text{OUT0}}$	O	A sink type constant current output pin.
6	$\overline{\text{OUT1}}$	O	A sink type constant current output pin.
7	$\overline{\text{OUT2}}$	O	A sink type constant current output pin.
8	$\overline{\text{OUT3}}$	O	A sink type constant current output pin.
9	$\overline{\text{OUT4}}$	O	A sink type constant current output pin.
10	$\overline{\text{OUT5}}$	O	A sink type constant current output pin.
11	$\overline{\text{OUT6}}$	O	A sink type constant current output pin.
12	$\overline{\text{OUT7}}$	O	A sink type constant current output pin.
13	$\overline{\text{OUT8}}$	O	A sink type constant current output pin.
14	$\overline{\text{OUT9}}$	O	A sink type constant current output pin.
15	$\overline{\text{OUT10}}$	O	A sink type constant current output pin.
16	$\overline{\text{OUT11}}$	O	A sink type constant current output pin.
17	$\overline{\text{OUT12}}$	O	A sink type constant current output pin.
18	$\overline{\text{OUT13}}$	O	A sink type constant current output pin.
19	$\overline{\text{OUT14}}$	O	A sink type constant current output pin.
20	$\overline{\text{OUT15}}$	O	A sink type constant current output pin.
21	$\overline{\text{OE}}$	I	The output force off signal input pin. During the "H" level, the output will be forced off regardless of whether the parallel data is "H" or "L". Also used for OOD/OSD mode settings.
22	SOUT	O	The serial data output pin. This pin outputs the LED ON data and OOD/OSD detection result data.
23	R <sub>EXT</sub>	O	The constant current value setting resistor connection pin.
24	V <sub>DD</sub>		The logic power supply input pin.

**Absolute Maximum Ratings (T<sub>opr</sub> = 25°C)**

Characteristics	Symbol	Rating	Unit
Power supply voltage	V <sub>DD</sub>	-0.4 to 6	V
Output current	I <sub>O</sub>	55	mA
Logic input voltage	V <sub>IN</sub>	-0.4 to V <sub>DD</sub> + 0.4 *2	V
Constant current output voltage	V <sub>O</sub>	-0.4 to 17	V
Operating temperature	T <sub>opr</sub>	-40 to 85	°C
Storage temperature	T <sub>stg</sub>	-55 to 150	°C
Saturation heat-resistance of junction to ambient	R <sub>th(j-a)</sub>	94 (When mounted PCB) / 120 (When mounted PCB)	°C/W
Power dissipation	P <sub>D</sub>	1.32 (When mounted PCB) / 1.04 (When mounted PCB) *3	W

Note1: Voltage is ground referenced.

Note2: However, do not exceed 6V.

Note3: The power dissipation decreases the reciprocal of the saturated thermal resistance (1/n) for each degree (1°C) that the ambient temperature is exceeded (T<sub>a</sub> = 25°C).

Note3: PCB condition (76.2 x 114.3 x 1.6 mm, Cu 30%)

**DC Items**

**Recommended Operating Conditions (Unless otherwise specified, T<sub>opr</sub> = -40°C to 85°C)**

Characteristics	Symbol	Test Conditions	Min	Typ.	Max	Unit
Power supply voltage	V <sub>DD</sub>	—	4.5	—	5.5	V
Output voltage when OFF	V <sub>O(OFF)</sub>	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$	—	—	16	V
Output voltage when ON	V <sub>O(ON)</sub>	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$	0.7	—	4	V
High level logic input voltage	V <sub>IH</sub>	—	2.0	—	V <sub>DD</sub>	V
Low level logic input voltage	V <sub>IL</sub>	—	GND	—	0.8	V
High level logic output current	I <sub>OH</sub>	V <sub>DD</sub> = 5 V@SOUT	—	—	-1	mA
Low level logic output current	I <sub>OL</sub>	V <sub>DD</sub> = 5 V@SOUT	—	—	1	mA
Constant current output	I <sub>O</sub>	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$	2	—	50	mA
Operating temperature	T <sub>opr</sub>	—	-40	—	85	V

**AC Items during Normal Operations**

**Recommended Operating Conditions (Unless otherwise specified, V<sub>DD</sub> = 4.5 to 5.5 V and T<sub>opr</sub> = -40°C to 85°C)**

Characteristics	Symbol	Test Conditions	Min	Typ.	Max	Unit
Serial data transfer frequency	f <sub>SCK</sub>	—	—	—	25	MHz
Clock pulse width	t <sub>pw</sub> (SCK)	SCK = "H" or "L"	20	—	—	ns
Latch pulse width	t <sub>pw</sub> (SLAT)	$\overline{\text{SLAT}}$ = "H"	20	—	—	ns
Enable pulse width	t <sub>pw</sub> (OE)	$\overline{\text{OE}}$ = "H" or "L"	100	—	—	ns
Serial data setup time	t <sub>S</sub>	SIN-SCK (↑), SCK (↑) - $\overline{\text{SLAT}}$ (↓)	5	—	—	ns
Serial data hold time	t <sub>H</sub>	SCK (↑) - SIN, $\overline{\text{SLAT}}$ (↓) - SCK (↑)	5	—	—	ns

## Electrical Characteristics (Unless otherwise specified, $V_{DD} = 4.5$ to $5.5$ V and $T_{opr} = 25^{\circ}\text{C}$ )

Characteristics	Symbol	Test Conditions	Min	Typ.	Max	Unit
Power supply voltage	$V_{DD}$	—	4.5	5.0	5.5	V
Output voltage	$V_O$	—	—	—	16	V
Output current	$I_O$	—	2	—	50	mA
High level logic output voltage	$V_{OH}$	$I_{OH} = -1$ mA, SOUT	$V_{DD} - 0.4$	—	—	V
Low level logic output voltage	$V_{OL}$	$I_{OH} = +1$ mA, SOUT	—	—	0.4	V
High level logic input current	$I_{IH}$	$V_{IN} = V_{DD}$ , $\overline{OE}$ , SIN, SCK	—	—	1	$\mu\text{A}$
Low level logic input current	$I_{IL}$	$V_{IN} = \text{GND}$ , $\overline{\text{SLAT}}$ , SIN, SCK	—	—	-1	$\mu\text{A}$
Power supply current 1	$I_{DD1}$	$V_O = 16$ V, No $R_{EXT}$ SCK = "L", $\overline{OE} = \text{"H"}$	—	0.1	0.5	mA
Power supply current 2	$I_{DD2}$	$V_O = 1.0$ V, $R_{EXT} = 1.56$ k $\Omega$ , All output OFF	—	—	7.0	mA
Power supply current 3	$I_{DD3}$	$V_O = 1.0$ V, $R_{EXT} = 500$ $\Omega$ , All output OFF	—	—	14.0	mA
Power supply current 4	$I_{DD4}$	$V_O = 1.0$ V, $R_{EXT} = 1.2$ k $\Omega$ , All output ON	—	—	7.0	mA
Power supply current 5	$I_{DD5}$	$V_O = 1.0$ V, $R_{EXT} = 500$ $\Omega$ , All output ON	—	—	14.0	mA
Constant current output 1	$I_{O1}$	$V_{DD} = 5.0$ V, $V_O = 1.0$ V, $R_{EXT} = 1.56$ k $\Omega$ , All output ON	14.1	15	15.9	mA
Constant current output 2	$I_{O2}$	$V_{DD} = 5.0$ V, $V_O = 1.0$ V, $R_{EXT} = 500$ $\Omega$ , All output ON	44.2	47	49.8	mA
Output OFF leak current	$I_{OK}$	$V_O = 16$ V, $R_{EXT} = 1.56$ k $\Omega$ , All output OFF	—	—	0.5	$\mu\text{A}$
Constant current error	$\Delta I_O$	$V_{DD} = 5.0$ V, $V_O = 1.0$ V, $R_{EXT} = 1.56$ k $\Omega$ , $\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$	—	$\pm 1$	$\pm 3$	%
Constant current power supply voltage regulation	$\%V_{DD}$	$V_{DD} = 4.5$ to $5.5$ V, $V_O = 1.0$ V, $R_{EXT} = 1.56$ k $\Omega$ , $\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$	—	$\pm 1$	$\pm 4$	$\%/V$
Constant current output voltage regulation	$\%V_O$	$V_{DD} = 5.0$ V, $V_O = 1.0$ to $3.0$ V, $R_{EXT} = 1.56$ k $\Omega$ , $\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$	—	$\pm 1$	$\pm 4$	$\%/V$
Pull-up resistor	$R_{UP}$	$\overline{OE}$	250	500	800	k $\Omega$
Pull-down resistor	$R_{DOWN}$	$\overline{\text{SLAT}}$	250	500	800	k $\Omega$

## Electrical Characteristics during OOD/OSD Mode (Unless otherwise specified, $V_{DD} = 4.5$ to $5.5$ V and $T_{opr} = 25^{\circ}\text{C}$ )

Characteristics	Symbol	Test Conditions	Min	Typ.	Max	Unit
OOD voltage	$V_{OOD}$	$V_{DD} = 4.5$ to $5.5$ V	—	0.05	—	V
OSD voltage	$V_{OSD}$	$V_{DD} = 4.5$ to $5.5$ V	—	2.9	—	V

**Switching Characteristics (Unless otherwise specified, T<sub>opr</sub> = 25°C and V<sub>DD</sub> = 5.0 V)**

Characteristics		Symbol	Test Conditions (Note 1)	Min	Typ.	Max	Unit
Propagation delay t <sub>im</sub>	SCK- $\overline{\text{OUT0}}$	t <sub>pLH1</sub>	$\overline{\text{SLAT}} = \text{"H"}, \overline{\text{OE}} = \text{"L"}$	—	20	100	ns
	$\overline{\text{SLAT}} - \overline{\text{OUT0}}$	t <sub>pLH2</sub>	$\overline{\text{OE}} = \text{"L"}$	—	20	100	
	$\overline{\text{OE}} - \overline{\text{OUT0}}$	t <sub>pLH3</sub>	$\overline{\text{SLAT}} = \text{"H"}$	—	20	100	
	SCK-SOUT	t <sub>pLH</sub>	—	5	10	—	
	SCK- $\overline{\text{OUT0}}$	t <sub>pHL1</sub>	$\overline{\text{SLAT}} = \text{"H"}, \overline{\text{OE}} = \text{"L"}$	—	50	100	
	$\overline{\text{SLAT}} - \overline{\text{OUT0}}$	t <sub>pHL2</sub>	$\overline{\text{OE}} = \text{"L"}$	—	50	100	
	$\overline{\text{OE}} - \overline{\text{OUT0}}$	t <sub>pHL3</sub>	$\overline{\text{SLAT}} = \text{"H"}$	—	50	100	
	SCK-SOUT	t <sub>pHL</sub>	—	15	20	—	
Pulse width	SCK	t <sub>wSCK</sub>	—	20	—	—	ns
	$\overline{\text{SLAT}}$	t <sub>wSLAT</sub>	—	20	—	—	
	$\overline{\text{OE}}$	t <sub>wOE1</sub>	—	100	—	—	
	$\overline{\text{OE}}$	t <sub>wOE2</sub>	—	2	—	—	μs
H o l d t i m e	t <sub>HOLD1</sub>	—	—	5	—	—	ns
	t <sub>HOLD2</sub>	—	—	10	—	—	
	t <sub>HOLD3</sub>	—	—	10	—	—	
S e t u p t i m e	t <sub>SETUP1</sub>	—	—	5	—	—	ns
	t <sub>SETUP2</sub>	—	—	5	—	—	
	t <sub>SETUP3</sub>	—	—	10	—	—	
	t <sub>SETUP4</sub>	—	—	10	—	—	
Maximum clock rise time	t <sub>r</sub>		(Note 2)	—	—	500	ns
Maximum clock fall time	t <sub>f</sub>		(Note 2)	—	—	500	ns
O u t p u t r i s e t i m e	t <sub>or</sub>	10 to 90% of voltage waveform		—	30	150	ns
O u t p u t f a l l t i m e	t <sub>of</sub>	90 to 10% of voltage waveform		—	70	150	ns
O u t p u t d e l a y t i m e	t <sub>DLY (ON)</sub>	$\overline{\text{OUTn}} - \overline{\text{OUT}} (n + 1)$ between adjacent outputs		—	20	—	ns
O u t p u t d e l a y t i m e	t <sub>DLY (OFF)</sub>	$\overline{\text{OUTn}} - \overline{\text{OUT}} (n + 1)$ between adjacent outputs		—	20	—	ns


Note 1: T<sub>opr</sub> = 25°C, V<sub>DD</sub> = V<sub>IH</sub> = 5.0 V, V<sub>OUT</sub> = 1.0 V, V<sub>IL</sub> = 0 V, R<sub>EXT</sub> = 500 Ω, I<sub>OUT</sub> = 47 mA, V<sub>L</sub> = 5.0 V, C<sub>L</sub> = 10.5 pF (Refer to Test Circuit.)

Note 2: If the device is connected in a cascade and the tr/tf of the clock waveform increases due to deceleration of the clock waveform, it may not be possible to achieve the timing required for data transfer. Please keep these timing conditions in mind when designing your application.




## I/O Equivalent Circuits


### 1. SCK, SIN (No pull-up or pull-down resistors)




### 2. $\overline{OE}$ (Pull-up resistor)




### 3. $\overline{SLAT}$ (Pull-down resistor)




### 4. SOUT



### 5. $\overline{OUT0}$ to $\overline{OUT15}$




**Test Circuit**



**Output Delay Circuit**


A delay circuit is built-in to each output, with the equivalent as illustrated below.

There is a switching time lag (20 ns typ.) between adjacent outputs. This is designed for high speed switching between outputs and is intended to have the effect of reducing switching noise by reducing the di/dt when all outputs are ON or OFF at the same time.




## Timing Waveforms


### 1. SCK, SIN, SOUT




### 2. SCK, SIN, $\overline{SLAT}$ , $\overline{OE}$ , $\overline{OUT0}$




### 3. $\overline{OUT0}$



**4. OOD Mode/OSD Mode**




**5. OOD/OSD Read Mode**



**Switching to Open Circuit Detection (OOD) and Short Circuit Detection (OSD) Modes**

**Switching to OSD mode**




The signal sequence sets TCA62746 to be in the OSD mode. Here, the  $\overline{\text{SLAT}}$  active pulse would not latch any data.

**Description**

As shown in the above figures, once a short pulse “HLHHH” of  $\overline{\text{OE}}$  appears, TCA62746 would go through the mode switching. At the fourth rising edge of SCK, if  $\overline{\text{SLAT}}$  is sampled as “H”, TCA62746 would switch to the OSD mode; otherwise, it would switch to the Normal Mode.

**Switching to OOD mode**




The signal sequence sets TCA62746 to be in the OOD mode. Here, the  $\overline{\text{SLAT}}$  active pulse would not latch any data.

**Description**

As shown in the above figures, once a short pulse “HLHHHH” of  $\overline{\text{OE}}$  appears, TCA62746 would go through the mode switching. At the sixth rising edge of SCK, if  $\overline{\text{SLAT}}$  is sampled as “H”, TCA62746 would switch to the OOD mode; otherwise, it would switch to the Normal Mode.

**Reading Error Status Code**




When TCA62746 is working under the OOD and OSD modes, the above sequence signals can enable a system controller to read Error Status codes through SOUT pin.

**Description**


In the OOD and OSD modes, the state of  $\overline{OE}$  must be switched from “H” to “L”. And, then, TCA62746 would execute Open-/Short-circuit Detection as well as enabling output ports to drive current. At least three “L” must be sampled at the “L” state of  $\overline{OE}$  and the last “L” should be at least 2  $\mu$ s after the falling edge of  $\overline{OE}$ . The occurrence of the last “L” results in the event that TCA62746 saves the detected error status into the built-in shift register. Thus, when  $\overline{OE}$  is at the voltage low state, the serial data cannot be shifted into TCA62746 through SIN pin. The “L” and “1” shown in the above figure is sampled at the rising edge of each SCK. Before reading the Error Status Code, the state of  $\overline{OE}$  should be pulled up to “H” from “L”, the output ports are closed and the detection is finished. Then, the error status saved in the built-in register would be shifted out through SOUT pin bit by bit by sending SCK.

**Switching to Normal Mode**



The signal sequence sets TCA62746 to be in the Normal mode.





**Timing chart of Error detection mode (An example)**




## Reference data

\*This data is a reference value, and no guarantee value.

### Output Current – Duty (LEDS turn-on rate)



### Output Current – $R_{EXT}$ Resistor






## Package Dimensions

SSOP24-P-300-1.00B

Unit : mm




Weight: 0.32 g (typ.)

**Package Dimensions**

SSOP24-P-300-0.65A

單位 : mm



Weight: 0.14 g (typ.)

**Serge resisting**

The terminals which are weak to electro static discharge are shown in the following table.

pin	ESD test : MM( $\pm 200V$ )					
	- Serge			+ Serge		
	Standard	NG	OK	Standard	NG	OK
1	V <sub>DD</sub>	—	200	V <sub>DD</sub>	—	200
2	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	—	200
3	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	—	200
4	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	—	200
5	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
6	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
7	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
8	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
9	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
10	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
11	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
12	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
13	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
14	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
15	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
16	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
17	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
18	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
19	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
20	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	<b>180</b>	<b>160</b>
21	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	—	200
22	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	—	200
23	V <sub>DD</sub> , GND	—	200	V <sub>DD</sub> , GND	—	200
24	GND	—	200	GND	—	200

**Notes on Contents****1. Block Diagrams**

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

**2. Equivalent Circuits**

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

**3. Timing Charts**

Timing charts may be simplified for explanatory purposes.

**4. Application Circuits**

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

**5. Test Circuits**

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

**IC Usage Considerations****Notes on handling of ICs**

- [1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.  
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- [2] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- [3] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.  
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- [4] Do not insert devices in the wrong orientation or incorrectly.  
Make sure that the positive and negative terminals of power supplies are connected properly.  
Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.  
In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
- [5] Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.  
If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

About solderability, following conditions were confirmed

- Solderability

- (1) Use of Sn-37Pb solder Bath

- solder bath temperature = 230°C
    - dipping time = 5 seconds
    - the number of times = once
    - use of R-type flux

- (2) Use of Sn-3.0Ag-0.5Cu solder Bath

- solder bath temperature = 245°C
    - dipping time = 5 seconds
    - the number of times = once
    - use of R-type flux

## RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.  
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.