

Z86172

CMOS Z8[®] 8-BIT MICROCONTROLLER WITH 16K ROM/748-BYTE RAM

FEATURES

D	ROM		Speed	V-14 D
Part	(KB)	(bytes)	(IVIFIZ)	Voltage Range
Z86172	16	748	12,16	4.5V to 5.5V

Note: *General-Purpose.

- Low Power Consumption—80 mW (typical)
- Two Standby Modes:
 - STOP
 - HALT
- 31 Input/Output Lines
- Automatic External ROM Access Beyond 16K
- Special Architecture to Automate Generation and Reception of Complex Pulses or Signals:
 - One Programmable 8-Bit Counter/Timer with Two Capture Register
 - One Programmable 16-Bit Counter/Timer with One Capture Register
 - Programmable Input Glitch Filter for Pulse Reception

- Five Priority Interrupts
 - Three External
 - Two Assigned to Counter/Timers
- Low Voltage Detection and Standby Mode
- Programmable Watch-Dog/Power-On Reset Circuits
- Two Independent Comparators with Programmable Interrupt Polarity
- On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC, RC (mask option), or External Clock Drive
- Mask Selectable Pull-Up Transistors (100 KΩ) on Ports 0, 2, 3
 - Port 2 Pull-Ups are Bit Selectable
 - Pull-Ups are Automatically Disabled as Outputs
- 32-kHz Oscillator Mask Option

GENERAL DESCRIPTION

Equipped with 748 bytes of general-purpose RAM, the Z86172 is a ROM-based solution incorporating ZiLOG's popular Z8® MCU technology. The use of external memory enables these Z8 microcontrollers to be used where code flexibility is required. ZiLOG's CMOS microcontrollers offer fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-ups. The Z86172 product line offers easy hardware/software system expansion with cost-effective and low power consumption.

The Z86172 has been specifically designed for high-security operation—the ROM/ROMless pin is disabled and not accessible externally. The device operates in ROM mode only, which prevents the device from going into ROMless mode (grounding the former ROM/ROMless pad results in a malfunction of the Z8). Additionally, the contents of the user RAM are cleared upon entering the factory test mode, thus making any previously-stored data unreadable.

The Z86172 offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary

GENERAL DESCRIPTION (Continued)

features that are useful in many consumer, automotive, computer peripheral, and high-security applications.

For applications demanding powerful I/O capabilities, the Z86172 provides 31 pins of dedicated input and output. These lines are grouped into four ports. Each port consists of eight lines (Port 3 has seven lines) and is configurable under software control to provide timing, status signals, parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

There are five basic address spaces available to support a wide range of configurations: Program Memory, Register File, Expanded Register File, Extended Data RAM and External Memory. The register file and Extended Data RAM

are composed of 768 bytes of total RAM. It includes four I/O port registers, 16 control and status registers and 748 General-Purpose registers. The Expanded Register File consists of two additional register banks (F and D).

To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the Z86172 family offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (Figure 1). Also included are a large number of user-selectable modes, and two on-board comparators to process analog signals with separate reference voltages (Figure 2).




Figure 1. Counter/Timer Block Diagram




Figure 2. Functional Block Diagram

Note: All Signals with an overline are active Low. For example, B/W, in which WORD is active Low, and B/W, in which BYTE is active Low.

Power connections follow conventional descriptions below:

Connection	Circuit	Device	
Power	V _{CC}	V _{DD}	
Ground	GND	V _{SS}	

PIN DESCRIPTION




Figure 3. 44-Pin QFP Pin Assignments

Table 1. Pin Identification

44-Pin QFP#	Symbol	Direction	Description
23	P00	Input/Output	Port 0 is Nibble Programmable
24	P01	Input/Output	Port 0 can be configured as A15–A8 external program
27	P02	Input/Output	ROM/DATA Address Bus.
32	P03	Input/Output	Port 0 can be configured as a mouse/trackball input.
44	P04	Input/Output	σ · · · · · · · · · · · · · · · · · · ·
1	P05	Input/Output	
2	P06	Input/Output	
5	P07	Input/Output	
25	P10	Input/Output	Port 1 is byte programmable
26	P11	Input/Output	Port 1 can be configured as multiplexed A7–A0/D7–D0
30	P12	Input/Output	external program ROM/Data Address/Data Bus.
31	P13	Input/Output	
3	P14	Input/Output	
4	P15	Input/Output	
8	P16	Input/Output	
9	P17	Input/Output	
33	P20	Input/Output	Port 2 pins are individually configurable as input or output.
34	P21	Input/Output	P20 can be configured as demodulator input.
35	P22	Input/Output	
36	P23	Input/Output	
37	P24	Input/Output	
41	P25	Input/Output	
42	P26	Input/Output	
43	P27	Input/Output	
12	P31	Input	IRQ2/Demodulator Input
13	P32	Input	IRQ0
14	P33	Input	IRQ1
15	P34	Output	T8 output
19	P35	Output	T16 output
21	P36	Output	T8/T16 output
20	P37	Output	
16	AS	Output	Address Strobe
38	<u>DS</u>	Output	Data Strobe
40	_R/W	Output	Read/Write
18	RESET	Input	Reset
11	XTAL1	Input	Crystal, Oscillator Clock
10	XTAL2	Output	Crystal, Oscillator Clock
6,7	V_{DD}		Power Supply
17,28,29	V_{SS}		Ground
22	Pref1	Input	Comparator 1 Reference
39	NC		Not Connected

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Units
$\overline{V_{CC}}$	Supply Voltage (*)	-0.3	+7.0	V
T _{STG}	Storage Temp.	−65°	+150°	С
T _A	Oper. Ambient Temp.	to describe the second	†	С

Notes:

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This rating is a stress rating only. Operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 4).




Figure 4. Test Load Diagram

CAPACITANCE

 $T_A = 25$ °C, $V_{CC} = GND = 0V$, f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Max	
Input capacitance	12 pF	
Output capacitance	12 pF	
I/O capacitance	12 pF	

^{*}Voltage on all pins with respect to GND.

[†]See Ordering Information.

DC CHARACTERISTICS

			$T_A = 0^{\circ}C$	to +70°C	Тур @			
Sym	Parameter	v_{cc}	Min	Max	25°C ¹	Units	Conditions	Notes
	Max Input Voltage	4.5V		7		V	I _{IN} <250 μA	
		5.5V		7		V	I _{IN} <250 μA	
V _{CH}	Clock Input High	4.5V	0.9 V _{CC}	V _{CC} +0.3		V	Driven by	
	Voltage	5.5V	0.9 V _{CC}	V _{CC} +0.3		V	External Clock Generator	
V _{CL}	Clock Input Low Voltage	4.5V	V _{SS} -0.3	0.2 V _{CC}		V	Driven by External Clock	•
		5.5V	V _{SS} -0.3	0.2 V _{CC}		V	Generator	
V _{IH}	Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	0.5Vcc	V	Driven by	
		5.5V	0.7 V _{CC}	V _{CC} +0.3	0.5Vcc	٧	External Clock Generator	
V _{IL}	Input Low Voltage	4.5V	V _{SS} -0.3	0.2 V _{CC}	0.5Vcc	V		
		5.5V	V _{SS} -0.3	0.2 V _{CC}	0.5Vcc	V		
V _{OH1}	Output High Voltage	4.5V	V _{CC} -0.4		4.9	V	$I_{OH} = -0.5 \text{ mA}$	
		5.5V	V _{CC} -0.4		4.9	V	$I_{OH} = -0.5 \text{ mA}$	
V _{OH2}	Output High Voltage	4.5V	V _{CC} -0.8V			V	$I_{OH} = -7.0 \text{ mA}$	
	(P36, P37)	5.5V	V _{CC} -0.8V			V	$I_{OH} = -7.0 \text{ mA}$	
V _{OL1}	Output Low Voltage	4.5V		0.4	0.1	V	$I_{OL} = 4.0 \text{ mA}$	
		5.5V		0.4	0.2	V	$I_{OL} = 4.0 \text{ mA}$	
$\overline{V_{OL2}}$	Output Low Voltage	4.5V		0.8	0.3	V	I _{OL} = 7.0 mA	2
	•	5.5 V		0.8	0.4	V	I _{OL} = 7.0 mA	2
V _{OL2}	Output Low Voltage	4.5V		0.8	0.3	V	l _{OL} = 10.0 mA	
	(P00, P01, P36,P37)	5.5V		0.8	0.2	V	I _{OL} = 10.0 mA	
V _{RH}	Reset Input High	4.5V	0.8 V _{CC}	V _{CC}	2.5	V		
	Voltage	5.5V	0.8 V _{CC}	V _{CC}	3.0	V		
V _{RI}	Reset Input Low Voltage	4.5V	V _{SS} -0.3V	0.2 V _{CC}	0.5			
	•	5.5V	V _{SS} -0.3V	0.2 V _{CC}	0.9			
V _{OFFSET}	Comparator Input	4.5V		25	10	mV		
	Offset Voltage	5.5V		25	10	mV		
V _{ICR}	Input Common Mode	4.5V	0	V _{CC} -1.0V		V		3
	Voltage	5.5V	0	V _{CC} -1.0V		V		3
I _{IL}	Input Leakage	4.5V	-1	1	<1	μA	$V_{IN} = 0V, V_{CC}$	•
	•	5.5V	-1	1	<1	μA	$V_{IN} = 0V, V_{CC}$	
I _{OL}	Output Leakage	4.5V	-1	1	<1	μА	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1	1	<1	μΑ	V _{IN} = 0V, V _{CC}	

DC CHARACTERISTICS (Continued)

			$T_A = 0^{\circ}C$	to +70°C	Тур @			
Sym	Parameter	v_{cc}	Min	Max	25°C ¹	Units	Conditions	Notes
I _{IR}	Reset Input Current	4.5V		-500		μA	V _{IN} = 0V, V _{CC}	
		5.5V	***	-800		μA	$V_{IN} = 0V, V_{CC}$	
Icc	Supply Current	4.5V		20	16	mA	@16.0 MHz	4,5
		5.5V		30	16	mA	@16.0 MHz	4,5
I _{CC1}	HALT Mode Current (WDT Off)	4.5V		6	2	mA	V _{IN} = 0V, V _{CC} @ 8.0 MHz	4,5
		5.5V		8	5	mA	V _{IN} = 0V, V _{CC} @ 8.0 MHz	4,5
		4.5V		5	1.0	mA	Clock Divide- by-16 @ 8.0 MHz	4
		5.5V		7	3.0	mA	Clock Divide- by-16 @ 8.0 MHz	4
I _{CC2}	STOP Mode Current	4.5V		8	2	μΑ	V _{IN} = 0V, V _{CC} WDT is off	6,7
		5.5V		10	3	μА	V _{IN} = 0V, V _{CC} WDT is off	6,7
		4.5V		500	310	μΑ	V _{IN} = 0V, V _{CC} WDT is Running	6,7
		5.5V		800	600	μА	V _{IN} = 0V, V _{CC} WDT is Running	6,7
T _{POR}	Power-On Reset	4.5V	0.5	10	2.0	ms		8
		5.5V	0.5	10	2.0	ms		8
V _{RAM}	Static RAM Data Retention Voltage	V _{RAM}	1.0		0.7	V		9
V _{LV}	V _{CC} Low Voltage Protection		2.2	2.8	2.6	V		10
R _{PUT}	Pull-up transistor	4.5V			100K	Ohms	$V_{IN} = 0V$	11
	resistance	5.5V			100K	Ohms	V _{IN} = 0V	11

Notes:

- 1. $V_{CC} = 5.0V$.
- 2. All outputs excluding P00, P01, P36, and P37.
- 3. For analog comparator inputs in analog mode.
- 4. All outputs unloaded; inputs at rail.
- 5. SCLK = XTAL/2 mode.
- 6. Same as note 4 except inputs at V_{CC} .
- 7. Oscillator stopped.
- 8. Using on-board RC oscillator.
- 9. Oscillator stops when V_{CC} falls below V_{LV} limit.
- 10. The V_{LV} increases as the temperature decreases.
- 11. Weak pull-up transistor option enabled.

AC CHARACTERISTICS

External I/O or Memory Read and Write Timing




Figure 5. External I/O or Memory Read/Write Timing

AC CHARACTERISTICS (Continued)

Table 2. External I/O or Memory Read and Write Timing

			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$						
				12.0	MHz	16.0	MHz		
No	Symbol	Parameter	v_{cc}	Min	Max	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to AS Rising Delay	4.5V	35		25		ns	2
			5.5V	35		25		ns	2
2	TdAS(A)	AS Rising to Address Float Delay	4.5V	45		35		ns	2
			5.5V	45		35		ns	2
3	TdAS(DR)	AS Rising to Read Data Required Valid	4.5V		250		180	ns	1,2
			5.5V		250		180	ns	1,2
4	TwAS	AS Low Width	4.5V	55		40		ns	2
			5.5V	55		40		ns	2
5	TdAz(DS)	Address Float to DS Falling	4.5V	0		0		ns	2
			5.5V	0		0		ns	2
6	TwDSR	DS (Read) Low Width	4.5V	200		135		ns	1,2
			5.5V	200		135		ns	1,2
7	TwDSW	DS (Write) Low Width	4.5V	110		80		ns	1,2
			5.5V	110		80		ns	1,2
8	TdDSR(DR)	DS Falling to Read Data Required Valid	4.5V		150		75	ns	1,2
			5.5V		150		75	ns	1,2
9	ThDR(DS)	Read Data to DS Rising Hold Time	4.5V	0		0		ns	2
			5.5V	0		0		ns	2
10	TdDS(A)	DS Rising to Address Active Delay	4.5V	45		50		ns	2
			5.5V	55		50		ns	2
11	TdDS(AS)	DS Rising to AS	4.5V	30		35		ns	2
			5.5V	45		35		ns	2
12	TdR/W(AS)	R/W Valid to AS Rising Delay	4.5V	45		25		ns	2
			5.5V	45		25		ns	2
13	TdDS(R/W)	DS Rising to R/W Not Valid	4.5V	45		35		ns	2
			5.5V	45		35		ns	2
14	TdDW(DSW)	Write Data Valid to DS Falling	4.5V	55		25		ns	2
		(Write) Delay	5.5V	55		25		ns	2
15	TdDS(DW)	DS Rising to Write Data Not Valid Delay	4.5V	45		35		ns	2
			5.5V	45		35		ns	2
16	TdA(DR)	Address Valid to Read Data	4.5V		310		230	ns	1,2
		Required Valid	5.5V		310		230	ns	1,2
17	TdAS(DS)	AS Rising to DS Falling Delay	4.5V	65		45		ns	2
		·	5.5V	65		45		ns	2

30

35

35

35

35

No

18

19

20

Symbol

TdDM(AS)

TdDS(DM)

ThDS(A)

ory Read	and Wri	te liming	(Contin	uea)		
		T _A = 0°C	to +70°C	;		
	12.0	MHz	16.0	MHz		
v_{cc}	Min	Max	Min	Max	Units	Notes
4.5V	35		30		ns	2
	V _{cc}	12.0 V _{CC} Min	T _A = 0°C 12.0 MHz V _{CC} Min Max	T _A = 0°C to +70°C 12.0 MHz 16.0 V _{CC} Min Max Min	V _{CC} Min Max Min Max	T _A = 0°C to +70°C 12.0 MHz 16.0 MHz V _{CC} Min Max Min Max Units

35

45

45

45

45

5.5V

4.5V

5.5V

4.5V

5.5V

Notes:

- 1. When using extended memory timing, add 2 TpC.
- 2. Timing numbers provided are for minimum TpC.

Time

Standard Test Load

All timing references use 0.9 V_{CC} for a logic "1" and 0.1 V_{CC} for a logic "0".

DS Rise to DM Valid Delay

DS Rise to Address Valid Hold




Figure 6. Additional Timing

2 2

2

2

2

2

ns

ns

ns

ns

ns

AC CHARACTERISTICS (Continued)

Table 3. Additional Timing

					T _A = 0°C	to +70°C	;		
				12 I	ИHz	16	ИHz		
No	Symbol	Parameter	v_{cc}	Min	Max	Min	Max	Units	Notes
1	ТрС	Input Clock Period	4.5V	83	DC	63	DC	ns	1
		-	5.5V	83	DC	63	DC	ns	1
2	TrC, TfC	Clock Input Rise and Fall Times	4.5V		15		15	ns	1
		-	5.5V		15		15	ns	1
3	TwC	Input Clock Width	4.5V	41		31		ns	1
		-	5.5V	41		31		ns	1
4	TwTinL	Timer Input Low Width	4.5V	100		100		ns	1
		-	5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	5TpC		5TpC			1
		-	5.5V	5TpC		5TpC			1
6	TpTin	Timer Input Period	4.5V	8TpC		8TpC			1
		-	5.5V	8TpC		8TpC			1
7	TrTin, TfTin	Timer Input Rise	4.5V		100		100	ns	1
		_	5.5V		100		100	ns	1
8	TwlL	Interrupt Request Low Time	4.5V	100		70		ns	1,2
		_	5.5V	70		70		ns	1,2
9	TwlH	Interrupt Request Input High Time	4.5V	5TpC		5ТрС			1,2
		-	5.5V	5TpC		5TpC			1,2
10	Twsm	Stop-Mode Recovery Width Spec	4.5V	12		12		ns	3
		-	5.5V	12		12		ns	3
		_		,		12			4
		_				12			4
11	Tost	Oscillator Start-up Time	4.5V	•	5TpC		5TpC		4
		-	5.5V		5TpC		5TpC		4
12	Twdt	Watch-Dog Timer Delay Time	4.5V	2.0		2.0		ms	5,6,7
		_	5.5V	2.0	•	2.0		ms	5,6,7
		_	4.5V	4.0		4.0		ms	5,6,8
		_	5.5V	4.0		4.0		ms	5,6,8
		_	4.5V	8.0		8.0		ms	5,6,9
			5.5V	8.0		8.0		ms	5,6,9
		_	4.5V	32		32		ms	5,6,10
		_	5.5V	32		32		ms	5,6,10

Notes:

- 1. Timing Reference uses 0.9 V_{CC} for a logic "1" and 0.1 V_{CC} for a logic "0".
- 2. Interrupt request through Port 3 (P33-P31).
- 3. Reg. SMR bit D5 = 1.
- 4. Reg. SMR bit D5 = 0.
- 5. WDT Bit D4 = 0.
- 6. Reg. WDTMR.
- 7. Reg. WDTMR bit D1=0, D0=0.
- 8. Reg. WDTMR bit D1=0, D0=1.
- 9. Reg. WDTMR bit D1=1, D0=0.
- 10. Reg. WDTMR bit D1=1, D0=1.

Handshake Timing




Figure 7. Port I/O with Input Handshake Timing




Figure 8. Port I/O with Output Handshake Timing

AC CHARACTERISTICS (Continued)

Table 4. Handshake Timing

					$T_A = 0^{\circ}C$	to +70°0	2	
				12 I	MHz	16 I	ИHz	Data
No	Symbol	Parameter	v_{cc}	Min	Max	Min	Max	Direction
1	TSDi(DAV)	Data in Setup Time	4.5V	0		0		IN
			5.5V	0		0		IN
2	ThDi(DAV)	Data in Hold Time	4.5V	160	-	160		IN
			5.5V	115	•	115		IN
3	TwDAV	Data Available Width	4.5V	155		155		IN
			5.5V	110		110		IN
4	TdDAVIf(RDY)	DAV Falling to RDY Falling Delay	4.5V		160		160	IN
			5.5V		115		115	IN
5	TdDAVIr(RDY)	DAV Rising to RDY Falling Delay	4.5V		120		120	IN
			5.5V		80		80	IN
6	TdRDYIr(DAV)	RDY Rising to DAV Falling Delay	4.5V	0		0		IN
			5.5V	0		0		IN
7	TdDO(DAV)	Data Out to DAV Falling Delay	4.5V	31		31		OUT
			5.5V	31		31		OUT
8	TdDAVOf(RDY)	DAV Falling to RDY Falling Delay	4.5V	0		0		OUT
			5.5V	0		0		OUT
9	TdRDYOf(DAV)	RDY Falling to DAV Rising Delay	4.5V		160	•	160	OUT
			5.5V		115		115	OUT
10	TwRDY	RDY Width	4.5V	110		110		OUT
			5.5V	80		80		OUT
11	TdRDYOr(DAV)	RDY Rising to DAV Falling Delay	4.5V		110		110	OUT
			5.5V		80		80	OUT

PIN FUNCTIONS

 \overline{DS} (Output, active Low). Data Strobe is activated one time for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of \overline{DS} . For WRITE operations, the falling edge of \overline{DS} indicates that output data is valid. Under program control, \overline{AS} , \overline{DS} , R/\overline{W} , Port 0, and Port 1 can be placed in the high-impedance state.

 $\overline{\mathbf{AS}}$ (Output, active Low). Address Strobe is pulsed one time at the beginning of each machine cycle for each external memory transfer. Address output is through Port 0/Port 1 for all external programs. Memory address transfers are valid at the trailing edge of $\overline{\mathbf{AS}}$. Under program control, $\overline{\mathbf{AS}}$, $\overline{\mathbf{DS}}$, $\overline{\mathbf{R}}/\overline{\mathbf{W}}$, Port 0, and Port 1 can be placed in the high-impedance state.

XTAL1 Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, RC network, or an external single-phase clock to the on-chip oscillator input.

XTAL2 Crystal 2 (time-based output). This pin connects a parallel-resonant, crystal, ceramic resonator, LC, or RC network to the on-chip oscillator output.

 R/\overline{W} Read/Write (output, write Low). The R/\overline{W} signal is Low when writing to the external program or data memory. Under program control, \overline{AS} , \overline{DS} , R/\overline{W} , Port 0, and Port 1 can be placed in the high-impedance state.

Port 0 (P07-P00). Port 0 is an 8-bit (bidirectional) CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port, or as an address port for interfacing external memory. The output drivers are push-pull. Port 0 is placed under handshake control. In this configuration, Port 3, lines P32 and P35 are used as the handshake control DAVO and RDYO. Handshake signal direction is dictated by the I/O direction to Port 0 of the upper nibble P07-P04. The lower nibble must have the same direction as the upper nibble.

For external memory references, Port 0 can provide address bits A11–A8 (lower nibble) or A15–A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O, while the lower nibble is used for addressing. If one or both nibbles are required for I/O operation, each must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.

Port 0 is set in the High-Impedance Mode (if selected as an address output) along with Port 1 and the control signals \overline{AS} , \overline{DS} , and R/W through P01M bits D4 and D3 (Figure 9).

An optional 100 K Ω pull-up is available as a mask option on all Port 0 bits with nibble select. These pull-ups are disabled when configured (bit by bit) as an output.

PIN FUNCTIONS (Continued)




Figure 9. Port 0 Configuration

Port 1 (P17–P10). Port 1 is a multiplexed Address (A7–A0) and Data (D7–D0), CMOS-compatible port. Port 1 is dedicated to the ZiLOG ZBus[®]-compatible memory interface. The operations of Port 1 are supported by the Address Strobe (\overline{AS}) and Data Strobe (\overline{DS}) lines, and by the Read/Write (\overline{RW}) and Data Memory (\overline{DM}) control lines. Data memory read/write operations are done through this

port (Figure 10). If more than 256 external locations are required, Port 0 outputs the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} , and R/\overline{W} , allowing the Z86172 to share common resources in multiprocessor and DMA applications. Port1 can also be configured for standard port output mode.

The autolatches are hardware-enabled on Port I/O. The input trip point for detecting an Input High or Low level is set at $V_{\rm CC}/2$.




Figure 10. Port 1 Configuration

Port 2 (P27–P20). Port 2 is an 8-bit (bidirectional) CMOS-compatible I/O port. These eight I/O lines can be independently configured under software control as inputs or out-


puts. Port 2 is always available for I/O operation. A mask option is available to connect eight 100 K Ω ($\pm 50\%$) pullup resistors on this port. Bits programmed as outputs are

PIN FUNCTIONS (Continued)

globally programmed as either push-pull or open-drain. Port 2 may be placed under handshake control. In this configuration, Port 3 lines (P31 and P36) are used as the handshake controls lines $\overline{DAV2}$ and RDY2. The handshake signal assignment for Port 3 (lines P31 and P36) is dictated by the direction (input or output) assigned to Bit 7, Port 2 (Figure 11). The eight bits of Port 2 are configured as inputs with open-drain outputs.

Port 2 also has an 8-bit input NOR and a NAND gate, which can be used to wake up the part. P20 can be programmed to access the edge selection circuitry (Figure 49).

The input trip point for detecting an Input High or Low level is set at $V_{CC}/2$.






Figure 11. Port 2 Configuration

Port 3 (P37–P31). Port 3 is a 7-bit, CMOS compatible port. Port 3 consists of three fixed inputs (P33–P31) and four fixed outputs (P37–P34), and can be configured under software control for Input/Output, Interrupt, Port handshake, Data Memory functions, and output from the counter/timers. P31, P32, and P33 are standard CMOS inputs; outputs are push-pull.

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge detection circuit is through P31 or P20 (see CTR1 description). P31 must be in Digital Mode to access the Timer Edge Detection circuit. To access Edge Detection with P31 in Analog Mode, P20 must be selected as the Tim-

er Edge Detection input. If the comparator output of P31 is used as the edge detection input source, then the comparator output must be enabled on P34 (P_{CON} Bit D0=0) and P34 must connect to P20. P20 must be configured as the edge detection (demodulator) input.

Note: The above results in P31 analog comparator output being enabled on P34, if P34 is not selected as a timer output.

Port 3 provides the following control functions: (1) handshake for Ports 0, 1, and 2 (\overline{DAV} and RDY), (2) three external interrupt 24 signals (IRQ2–IRQ0), and (3) Data Memory Select (\overline{DM} —see Table 5).

Port 3 also provides output for each of the counter/timers and the AND/OR/NAND/NOR Logic. Control is performed by programming bits D5–D4 of CTR1, bit 0 of CTR0 and bit 0 of CTR2.

Table 5. Pin Assignments

Pin	I/O	C/T	Comp.	Int.	P0 HS	P1 HS	P2 HS	Ext
Pref1	IN		RF1	· · · · · · · · · · · · · · · · · · ·				
P31	IN	IN	AN1	IRQ2			D/R	
P32	IN		AN2	IRQ0	D/R			
P33	IN		RF2	IRQ1		D/R		
P34	OUT	T8	A01			R/D		DM
P35	OUT	T16			R/D			
P36	OUT	T8/16					R/D	
P37	OUT		A02					
P20	I/O	IN			<u> </u>			

Notes:

HS = Handshake Signals.

 $D = \overline{DAV}$.

R = RDY.

PIN FUNCTIONS (Continued)




Figure 12. Port 3 Configuration

Comparator Inputs. In Analog Mode, Port 3 (P31 and P32) have a comparator front end (Figure 12). The comparator reference is supplied to P33 and Pref1. In this mode, the P33 internal data latch and its corresponding IRQ1 is diverted to the SMR Sources (excluding P31, P32, and P33) as illustrated in Figure 37. In digital mode, P33 is used as D3 of the Port 3 input register, thereby generating IRQ1 as illustrated in Figure 13.

When P31 is used as a counter timer input for demodulation mode, P31 must be in Digital Mode only.

Note: Comparators are powered down by entering STOP Mode. For P31-P33 to be used as a Stop-Mode Recovery source, these inputs must be placed into digital mode.

Comparator Outputs. These may be programmed to be output on P34 and P37 through the PCON register (Figure 35).

RESET (Input, active Low). This pin initializes the MCU. Reset is accomplished either through Power-On, Watch-Dog Timer, Stop-Mode Recovery, Low Voltage detection, or external reset. During Power-On, V_{LV}, and Watch-Dog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the reset line should be open-drain in order to avoid damage from a possible conflict during reset conditions. No pull-up is provided internally. There is no internal condition that will not allow an external reset to occur. There is a ROM Mask Option that will disable the internal driving of the reset pin during POR and WDT reset by disabling the pull-down transistor connected to the reset pin.

After the POR time, RESET is a Schmitt-triggered input. To avoid asynchronous and noisy reset problems, the Z86172 is equipped with a reset filter consisting of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock, after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset (whichever is longer).

During the reset cycle, \overline{DS} is held active Low while \overline{AS} cycles at a rate of TpC/2. Program execution begins at location 000CH, 5–10 TpC cycles after the RST is released. For Power-On Reset, the typical reset output time is T_{POR} . The WDTMR, SMR, P2M, P2, P3, or P3M registers do not reset on a Stop-Mode Recovery operation.




Figure 13. Port 3 Configuration

PIN FUNCTIONS (Continued)




Figure 14. Port 3 Configuration

FUNCTIONAL DESCRIPTION

The Z8 incorporates special functions to enhance functionality in consumer and battery operated applications.

Reset. The device is reset in one of the following conditions:

- Power-On Reset
- 2. Watch-Dog Timer
- 3. Stop-Mode Recovery Source
- 4. Low Voltage Detection
- 5. External Reset

Program Memory. The Z8 addresses up to 16K of Internal Program Memory, with the remainder residing in external memory (Figure 15). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain five 16-bit vectors that correspond to the five available interrupts. At addresses 16K and greater, the Z8 executes external program memory fetches (refer to external memory timing specifications in Table 2). Port 0 and Port 1 must be configured for external memory access.

RAM. The Z8 features 748-bytes of general-purpose RAM. There are 236 bytes in the Register file. The remaining 512 bytes make up the Extended Data RAM.

Extended Data RAM. The Extended Data RAM occupies the address range FE00H-FFFFH (512 bytes). This range of external addresses is replaced by the internal Extended Data RAM and cannot be used to directly write to or read from External Memory. Accessing the Extended Data RAM is accomplished by using LDE, LDEI, LDC, or LDCI instructions. Port 1 and Port 0 are free to be set as I/O or ADDR/DATA modes (except for high-impedance) when accessing Extended Data RAM. In addition, if the External Memory uses the same address range as the Internal Extended Data RAM, the External Memory can be used as External Stack only.

Notes: 1. The Extended Data RAM cannot be used as STACK or instruction/code memory. Accessing the Extended Data RAM has the following condition: P01M register bits D4–D3 cannot be set to 11.

- 2. The L71 Emulator has hardwired 1024 bytes of Internal Extended Data RAM from FC00h to FFFFh.
- 3. The L71 Emulator requires Reg. P01M Bit D4=1, D3=0 to access the Extended Data RAM and configuration of the Emulator Register P1EM (0Ch) Bank D.




Figure 15. Program Memory Map




Figure 16. Data Memory Map

External Memory (DM). The Z8 addresses up to 48K bytes (minus Extended Data RAM space) of external memory beginning at address 16384 (Figure 16). External data memory is included with, or separated from, the external program memory space. DM, an optional I/O function that is programmed to appear on P34, is used to distinguish between data and program memory space. The state of the DM signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM (DM inactive) memory, and an LDE instruction references data (DM active Low) memory.

Expanded Register File. The register file has been expanded to allow for additional system control registers, and for mapping of additional peripheral devices into the reg-

ister address area. The Z8 register address space R0 through R15 has been implemented as 16 banks of 16 registers per bank. These register banks are known as the ERF (Expanded Register File). Bits 7–4 of register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

The upper nibble of the register pointer (Figure 18) selects which working register group of 16 bytes are accessed out of the possible 256 in the register file. The lower nibble selects the expanded register file bank and, in the case of the Z86172 family, banks 0, F, and D are implemented. A 0H in the lower nibble will allow the normal register file (bank 0) to be addressed, but any other value from 1H to FH will exchange the lower 16 registers to an expanded register bank (see Figure 17).

Example:

R253 RP = 00H

R0 = Port 0

R1 = Port 1

R2 = Port 2

R3 = Port 3

But if:

R253 RP = 0DH

R0 = CTRL0

R1 = CTRL1

R2 = CTRL2

R3 = Reserved

The counter/timers are mapped into ERF group D. Access is easily done using the following example:

LD	RP, #0DH Select ERF D for access to bank D
	(working register group 0)

LD R0,#xx Load CTRL0

LD R1, #xx Load CTRL1

LD R1, 2 CTRL2 \rightarrow CTRL1

LD RP, #7DH Select expanded register bank D and working register group 7 of bank 0 for access.

LD 71H, R2 CTRL2 → register 71H

LD R1, R2 CTRL2 → register 71H




Figure 17. Expanded Register File Architecture




Figure 18. Register Pointer

Register File. The register file (bank 0) consists of four I/O port registers, 236 general-purpose registers, and 16 control and status registers (R0–R3, R4–R239, and R240–R255, respectively). In addition, two expanded registers groups (Banks D and F) are also included. Instructions can access registers directly or indirectly through an 8-bit address field. This option allows a short, 4-bit register address using the Register Pointer (Figure 19). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

Note: The working register group E0-EF can only be accessed through working registers and indirect addressing modes.

Stack. The external data memory or the internal register file is used for the stack. An 8-bit Stack Pointer (R255—Figure 58) is used for the internal stack that resides in the general-purpose registers (R4–R239). SPH is used as a general-purpose register only when using internal stacks.

Note: When SPH is used as a general-purpose register and Port 0 is in address mode, the contents of SPH will be loaded into Port 0 whenever the internal stack is accessed.




Figure 19. Register Pointer—Detail

Counter/Timer Register Description

Expanded	Expanded Register Group D					
(D)H0C	(D)H0C Reserved					
(D)H0B	HI8					
(D)H0A	LO8					
(D)H09	HI16					
(D)H08	LO16					
(D)H07	TC16H					
(D)H06	TC16L					
(D)H05	TC8H					
(D)H04	TC8L					
(D)H03	Reserved					
(D)H02	CTR2					
(D)H01	CTR1					
(D)H00	CTR0					

HI8(D)HOB. This register holds the captured data from the output of the 8-bit Counter/Timer0. This location is typically used to hold the number of counts when the input signal is 1.

Field	Bit Position		Description	
T8_Capture_HI	76543210	R W	Captured Data No Effect	

LO8(D)H0A. This register holds the captured data from the output of the 8-bit Counter/Timer0. This location is typically used to hold the number of counts when the input signal is 0.

Field	Bit Position		Description
T16_Capture_LO	76543210	R	Captured Data
		W	No Effect

HI16(D)H09. This register holds the captured data from the output of the 16-bit Counter/Timer16. This location holds the MS-Byte of the data.

Field	ield Bit Position Descrip		Description
T16_Capture_HI	76543210	R	Captured Data
		W	No Effect

LO16(D)H08. This register holds the captured data from the output of the 16-bit Counter/Timer16. This location holds the LS-Byte of the data.

Field	Bit Position		Description
T16_Capture_LO	76543210	R	Captured Data
		W	No Effect

TC16H(D)H07. Counter/Timer2 MS-Byte Hold Register.

Field	Bit Position		Description
T16_Data_HI	76543210	R	Data
		W	

TC16L(D)H06. Counter/Timer2 LS-Byte Hold Register.

Field	Bit Position	Description		
T16_Data_LO	76543210	R/W Data		

TC8H(D)H05. Counter/Timer8 High Hold Register.

Field	Bit Position	Description
T8_Level_HI	76543210	R/W Data

TC8L(D)H04. Counter/Timer8 Low Hold Register.

Field	Bit Position	Description
T8_Level_LO	76543210	R/W Data

Table 6. CTR0 (D)00H Counter/Timer8 Control Register

Field	Bit Position		Value	Description
T8_Enable	7	R	0*	Counter Disabled
			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W	0	Modulo-N
_			1	Single Pass
Time_Out	- - 5	R	0	No Counter Time-Out
			1	Counter Time-Out Occurred
		W	0	No Effect
			1	Reset Flag to 0
T8_Clock	43	R/W	0 0	SCLK
			0 1	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0	Disabled Data Capture Int.
•			1	Enable Data Capture Int.
Counter_INT_Mask	1-	R/W	0	Disable Data Capture Int.
			1	Enable Time-Out Int.
P34_Out	0	R/W	0*	P34 as Port Output
			1	T8 Output on P34

^{*}Indicates the value upon Power-On Reset.

CTR0: Counter/Timer8 Control Register Description

T8 Enable. This field enables T8 when set (written) to 1.

Single/Modulo-N. When set to "0" (modulo-n), the counter reloads the initial value when the terminal count is reached. When set to "1" (single pass), the counter stops when the terminal count is reached.

Time-Out. This bit is set when T8 times out (terminal count reached). To reset this bit, a "1" should be written to this location. This is the only way to reset this status condition; therefore, care should be taken to reset this bit prior to using/enabling the counter/timers.

Note: Care must be taken when utilizing the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits "0" and "1" (Demodulation Mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers will be ORed or ANDed with the designated value, eventually being written back into the registers.

Example: When the status of bit 5 is 1, a reset condition will occur.

T8 Clock. This bit defines the frequency of the input signal to T8.

Capture_INT_Mask. Set this bit to allow interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

Counter_INT_Mask. Set this bit to allow interrupt when T8 has a time out.

P34_Out. This bit defines whether P34 is used as a normal output pin or the T8 output.

CTR1(D)H01. This bit controls the functions in common with the T8 and T16.

Table 7. CTR1(D)H01

Field	Bit Position		Value	Description
Mode	7	R/W	0*	Transmit Mode
			1	Demodulation Mode
P36_Out/Demodulator_Input	-6	R/W		Transmit Mode
		•	0*	Port Output
			1	T8/T16 Output
				Demodulation Mode
			0	P31
			1	P20
8/T16_Logic/Edge _Detect	54	R/W		Transmit Mode
			00	AND
			01	OR
			10	NOR
			11	NAND
				Demodulation Mode
			00	Falling Edge
			01	Rising Edge
			10	Both Edges
			11	Reserved
ransmit_Submode/Glitch_Filter	32	R/W		Transmit Mode
			00	Normal Operation
			01	Ping-Pong Mode
			10	T16_Out=0
			11	T16_Out=1
				Demodulation Mode
			00	No Filter
			01	4 SCLK Cycle
			10	8 SCLK Cycle
			11	16 SCLK Cycle
nitial_T8_Out/Rising_Edge	1-	R/W		Transmit Mode
-			0	T8_OUT is "0" Initially
			1	T8_OUT is "1" Initially
				Demodulation Mode
			0	No Rising Edge
			1	Rising Edge Detected
			0	No Effect
			1	Reset Flag to 0
nitial_T16_Out/Falling _Edge	0			Transmit Mode
<u> </u>		R/W	0	T16_OUT is "0" Initially
			1	T16_OUT is "1" Initially
				Demodulation Mode
		R	0	No Falling Edge
			1	Falling Edge Detected
		W	0	No Effect
			1	Reset Flag to 0

CTR1 Register Description

Mode. If this field is 0, the Counter/Timers are in the transmit mode; otherwise, they are in the demodulation mode.

In Demodulation Mode, this bit defines whether the input

P36_Out/Demodulator_Input. In Transmit Mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

signal to the Counter/Timers is from P20 or P31.

T8/T16_Logic/Edge _Detect. In Transmit Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND). In Demodulation Mode, this field defines which edge should be detected by the edge detector.

Transmit_Submode/Glitch Filter. In Transmit Mode, this field defines whether T8 and T16 are in the "Ping-Pong" mode or in independent normal operation mode. Setting this field to "Normal Operation Mode" terminates the "Ping-Pong Mode" operation. When set to 10, T16 is immediately forced to a "0". When set to 11, T16 is immediately forced to a "1".

In Demodulation Mode, this field defines the width of the glitch that should be filtered out.

Initial_T8_Out/Rising_Edge. In Transmit Mode, if "0", the output of T8 is set to "0" when it starts to count. If "1", the output of T8 is set to "1" when it starts to count. When this bit is set to "1" or 0, T8_OUT will be set to the opposite state of this bit. This condition ensures that when the clock

is enabled, a transition occurs to the initial state set by CTR1, D1.

In Demodulation Mode, this bit is set to "1" when a rising edge is detected in the input signal. In order to reset the bit, a "1" should be written to this location.

Initial_T16 Out/Falling _Edge. In Transmit Mode, if 0, the output of T16 is set to "0" when it starts to count. If 1, the output of T16 is set to "1" when it starts to count. This bit is effective only in Normal or Ping-Pong Mode (CTR1, D3-D2). When this bit is set, T16_OUT will be set to the opposite state of this bit. This insures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0.

In Demodulation Mode, this bit is set to "1" when a falling edge is detected in the input signal. In order to reset it, a "1" should be written to this location.

Note: Modifying CTR1, D1–D0 while the counters are enabled will cause unpredictable output from T8/16_OUT.

Table 8. CTR2 (D)H02 Counter/Timer16 Control Register.

Field	Bit Position		Value	Description
T16_Enable	7	R	0*	Counter Disabled
			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W		Transmit Mode
			0	Modulo-N
			1	Single Pass
				Demodulation Mode
			0	T16 Recognizes Edge
			1	T16 Does Not Recognize Edge
Time_Out	5	R	0	No Counter Time-Out
			1	Counter Time-Out Occurred
			0	No Effect
		W	1	Reset Flag to 0
T16 _Clock	43	R/W	00	SCLK
			01	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0	Disable Data Capture Int.
		•		Enable Data Capture Int.
Counter_INT_Mask	1-	R/W	0	Disable Time-Out Int.
	-	.,	1	Enable Time-Out Int.
P35_Out	0	R/W	0*	P35 as Port Output
	-	•	1	T16 Output on P35
Note: *Indicates the value upo	n Power-On Reset			

CTR2 Description

T16_Enable. This field enables T16 when set to 1.

Single/Modulo-N. In Transmit Mode, when set to 0, the counter reloads the initial value when terminal count is reached. When set to 1, the counter stops when the terminal count is reached. In Demodulation Mode, when set to 0, T16 captures and reloads on detection of all the edges; when set to 1, T16 captures and detects on the first edge, but ignores the subsequent edges. For details, see the description of T16 Demodulation Mode on page 38.

Time_Out. This bit is set when T16 times out (terminal count reached). In order to reset it, a "1" should be written to this location.

T16_Clock. This bit defines the frequency of the input signal to Counter/Timer16.

Capture_INT_Mask. Set this bit to allow interrupt when data is captured into LO16 and HI16.

Counter_INT_Mask. Set this bit to allow interrupt when T16 times out.

P35_Out. This bit defines whether P35 is used as a normal output pin or T16 output.

Counter/Timer Functional Blocks




Figure 20. Glitch Filter Circuitry




Figure 21. 8-Bit Counter/Timer Circuits

Input Circuit

The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5–D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal which have a width less than specified (CTR1 D3–D2) are filtered out (Figure 20).

T8 Transmit Mode

When T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8_OUT is 1. If it is 1, T8_OUT is 0.

When T8 is enabled, the output T8_OUT switches to the initial value (CTR1, D1). If the initial value (CTR1, D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter. In Single-Pass Mode (CTR0, D6), T8 counts down to "0" and stops, T8_OUT toggles, the time-out status bit (CTR0, D5) is set, and a time-out interrupt can be generated if it is enabled (CTR0, D1—Figure 22). In Modulo-N Mode, upon reaching terminal count, T8_OUT is toggled, but no interrupt is generated. From that point, T8 loads a new count (if the T8_OUT level now is 0), and TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, sets the time-out status bit (CTR0, D5) and generates an interrupt if enabled (CTR0, D1—Figure 23). This action com-

pletes one cycle. T8 then loads from TC8H or TC8L according to the T8_OUT level, and repeats the cycle.

The values in TC8H or TC8L can be modified at any time. The new values take effect when they are loaded. Care must be taken not to write these registers at the time the values are to be loaded into the counter/timer. This step helps to ensure known operation. An initial count of "1" is not allowed (a non-function will occur). An initial count of "0" will cause TC8 to count from 0 to %FF to %FE. Transition from 0 to %FF is not a time-out condition.

Note: "%" is used for hexadecimal values.

Caution: Using the same instructions for stopping the counter/timers and setting the status bits is not recommended. Two successive commands are necessary. First, stop the counter/timers. Second, reset the status bits. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur.




Figure 22. T8_OUT in Single-Pass Mode




Figure 23. T8_OUT in Modulo-N Mode

T8 Demodulation Mode

Program TC8L and TC8H to register location %FF. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5–D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5–D4) is detected during counting, the current value of T8 is one's complemented and put into one of the capture registers. If it is a positive edge, data is put

into LO8; if negative edge, HI8. Once one of the edge detect status bits (CTR1, D1–D0) is set, an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with %FF and starts counting again. Should T8 reach 0, the timeout status bit (CTR0, D5) is set, an interrupt can be generated if enabled (CTR0, D1), and T8 continues counting from %FF (Figure 24).




Figure 24. Demodulation Mode Count Capture Flowchart




Figure 25. Transmit Mode Flowchart




Figure 26. Demodulation Mode Flowchart




Figure 27. 16-bit Counter/Timer Circuits

T16 Transmit Mode

In Normal or Ping-Pong Mode, the output of T16 when not enabled is dependent on CTR1, D0. If it is a 0, T16_OUT is a "1"; if it is a "1", T16_OUT is "0". Whether enabled or not, the output of T16 can be forced to either a "0" or "1" by programming CTR1, D3-D2) to a "10" or "11".

When T16 is enabled, TC16H * 256 + TC16L is loaded, and T16_OUT is switched to its initial value (CTR1, D0). When T16 counts down to 0, T16_OUT is toggled (in Normal or Ping-Pong Mode), an interrupt is generated if enabled (CTR2, D1), and a status bit (CTR2, D5) is set.

Note: Global interrupts will override this function as described in the interrupts section. If T16 is in Single-Pass Mode, it is stopped at this point. If it is in Modulo-N Mode, it is loaded with TC16H * 256 + TC16L and the counting continues.

The user can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded. Care must be taken not to load these registers at the time the values are to be loaded into the counter/timer to ensure known operation. An initial count of "1" is not allowed. An initial count of "0" will cause T16 to count from 0 to %FFFF to %FFFE. Transition from 0 to %FFFF is not a time-out condition.




Figure 28. T16 OUT in Single-Pass Mode




Figure 29. T16_OUT in Modulo-N Mode

T16 Demodulation Mode

The user should program TC16L and TC16H to %FF. After T16 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5–D4) is detected, T16 captures H116 and LO16, reloads, and begins counting.

If D6 of CTR2 is 0. When a subsequent edge (rising, falling, or both depending on CTR1 D5, D4) is detected during counting, the current count in T16 is one's complemented and put into H116 and LO16. When data is captured, one of the edge detect status bits (CTR1 D1, D0) is set and an interrupt is generated if enabled (CTR2, D2). T16 is loaded with %FFFF and starts again.

If D6 of CTR2 is 1. T16 ignores the subsequent edges in the input signal and continues counting down. A time out of T8 will cause T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is tog-

gled (by writing a "0" then a "1" to it), T16 will capture and reload on the next edge (rising, falling, or both depending on CTR1 D5, D4) but continue to ignore subsequent edges.

Should T16 reach 0, it continues counting from %FFFF. During that time, a status bit (CTR2, D5) is set and an interrupt time-out can be generated if enabled (CTR2, D1).

Ping-Pong Mode

This operation mode is only valid in Transmit Mode. T8 and T16 must be programmed in Single-Pass Mode, CTR0, D6 and CTR2, D6and Ping-Pong Mode must be programmed in CTR1, D3–D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D1 or CTR2, D7). For example, if T8 is enabled, T8_OUT is set to this initial value (CTR1, D1). According to the value returned by T8_OUT, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled and T16 is enabled. T16_OUT switches to its initial value (CTR1, D0), data from TC16H

and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count it stops, T8 is enabled again, and the whole cycle repeats. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the Ping-Pong operation, write 00 to bits D3 and D2 of CTR1.

Note: Enabling Ping-Pong operation while the counter/timers are running may cause intermittent counter/timer function. To avoid this behavior, disable the counter/timers, then reset the status flags prior to instituting the operation.




Figure 30. Ping-Pong Mode

To Initiate Ping-Pong Mode

First, make sure both counter/timers are not running. From that point, set T8 into Single-Pass Mode (CTR0, D6), set T16 into Single-Pass Mode (CTR2, D6), and set Ping-Pong Mode (CTR1, D2-D3). These instructions do not have to be in any particular order. Finally, start Ping-Pong Mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7).

During Ping-Pong Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) will alternately be set and cleared by hardware. The time-out bits (CTR0, D5; CTR2, D5) will be set every time the counter/timers reach the terminal count.




Figure 31. T8_OUT and T16_OUT in Ping-Pong Mode




Figure 32. Output Circuit

Interrupts. The Z86172 has five different interrupts. The interrupts are maskable and prioritized (Figure 33). The five sources are divided as follows: three sources are claimed by Port 3 (lines P33–P31), while the remaining two are held

by the counter/timers (Table 9). The Interrupt Mask Register globally or individually enables or disables the five interrupt requests.




Figure 33. Interrupt Block Diagram

Table 9. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	DAV0, IRQ0	0, 1	External (P32), Rising/Falling Edge Triggered
IRQ1	IRQ1	2, 3	External (P33), Falling Edge Triggered
IRQ2	DAV2, IRQ2, T _{IN}	4, 5	External (P31), Rising/Falling Edge Triggered
IRQ3	T16	6, 7	Internal
IRQ4	T8	8, 9	Internal

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle is activated when an interrupt request is granted. This cycle disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request Register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling, or both edge triggered, and are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250—see Figure 53), bits D7 and D6. The configuration is shown in Table 10.

Clock. The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 1 MHz to 16 MHz maximum, with a series resistance (RS)

less than or equal to 100 Ohms. The Z8 on-chip oscillator may be driven with a cost-effective RC network or other suitable external clock source.

Table 10. IRQ Register

IRQ		Interru	pt Edge
D 7	D6	IRQ2 (P31)	IRQ0 (P32)
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F

Notes:

F = Falling Edge

R = Rising Edge

In analog mode, the Stop-Mode Recovery sources selected by the SMR register are connected to the IRQ1 input. Any of the Stop-Mode Recovery sources for SMR (except P31, P32, and P33) can be used to generate IRQ1 (falling edge triggered).


The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance greater than or equal to 22 pF) from each pin to ground. The RC oscillator configuration is an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to ground (Figure 34).

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR time allows V_{CC} and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- Power Fail to Power OK status.
- 2. Stop-Mode Recovery (if D5 of SMR = 1).
- 3. WDT Time-Out.

The POR time is $T_{\rm POR}$. Bit 5 of the Stop-Mode Register determines whether the POR timer is bypassed after Stop-Mode Recovery (typical for external clock, RC, or LC oscillators).



^{*}Preliminary value including pin parasitics

Figure 34. Oscillator Configuration

HALT. HALT turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, IRQ3, and IRQ4 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to $10 \,\mu\text{A}$ (typical) or less. STOP Mode is terminated only by a reset, such as WDT time-out, POR, SMR, or external reset. This condition causes the processor to restart the application program at address 000CH. In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. Execute a NOP (opcode = FFH) immediately before the appropriate sleep instruction—for example:

FF NOP ; clear the pipeline
6F STOP ; enter STOP Mode
or
FF NOP ; clear the pipeline
7F HALT ; enter HALT Mode

Port Configuration Register (PCON). The PCON register configures the comparator output on Port 3. The register is located in the expanded register file at Bank F, location 00 (Figure 35).





Figure 35. Port Configuration Register (PCON)
(Write Only)

Comparator Output Port 3 (D0). Bit 0 controls the comparator used in Port 3. A "1" in this location brings the comparator outputs to P34 and P37, and a "0" releases the Port to its standard I/O configuration.

Stop-Mode Recovery Register (SMR). This register selects the clock divide value and determines the mode of Stop-Mode Recovery (Figure 36). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of STOP recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop-Mode Recovery signal. Bit D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address 0BH.



* Default Setting After Reset

Figure 36. Stop-Mode Recovery Register

^{**} Default Setting After Reset and Stop-Mode Recovery




Figure 37. Stop-Mode Recovery Source

SCLK/TCLK Divide-by-16 Select (D0). D0 of the SMR controls a Divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT Mode (where TCLK sources interrupt logic). After Stop-Mode Recovery, this bit is set to a 0.




Figure 38. SCLK Circuit

Stop-Mode Recovery Source (D2, D3, and D4). These three bits of the SMR specify the wake up source of the STOP recovery (Figure 37 and Table 11).

Table 11. Stop-Mode Recovery Source

D4	D3	D2	Description of Action
0	0	0	POR and/or external reset recovery
0	0	1	Reserved
0	1	0	P31 transition
0	1	1	P32 transition
1	0	0	P33 transition
1	0	1	P27 transition
1	1	0	Logical NOR of P20 through P23
1	1	1	Logical NOR of P20 through P27

P33-P31 cannot wake up from STOP Mode if the input lines are configured as analog input.

Note: For NAND Stop Mode Recovery, any Port 2 bit defined as an output will drive the corresponding input to the default state. This definition allows the remaining inputs to control the NAND function. Refer to the SMR2 register.

Stop-Mode Recovery Delay Select (D5). This bit, if Low, disables the 5 ms RESET delay after Stop-Mode Recovery. The default configuration of this bit is "1". If the "fast" wake up is selected, the Stop-Mode Recovery source must be kept active for at least 5TpC.

Stop-Mode Recovery Edge Select (D6). A "1" in this bit position indicates that a High level on any one of the recovery sources wakes the Z8 from STOP Mode. A "0" indicates Low level recovery. The default is "0" on POR (Figure 39).

Cold or Warm Start (D7). This bit is set by the device upon entering STOP Mode, and is a Read Only Flag bit. A "1" in D7 (warm) indicates that the device will wake up from a SMR source or a WDT while in STOP Mode. A "0" in this bit (cold) indicates that the device will be reset by a POR, WDT while not in STOP, or the device was awakened by a low voltage standby mode.

Stop-Mode Recovery Register 2 (SMR). This register determines the mode of the Stop-Mode Recovery for SMR2.

If SMR2 is used in conjunction with SMR, either of the specified events will cause a Stop-Mode Recovery.

Note: Port pins configured as outputs are ignored as a NAND SMR2 recovery source. For example, if the NAND of P23-20 is selected as the recovery source, and P20 is configured as an output, then the remaining SMR pins (P23-P21) form the NAND equation.




Figure 39. Stop-Mode Recovery Register 2 ((0F) DH: D2-D4, D6 Write Only)

Watch-Dog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT circuit is driven by an on-board RC oscillator or external oscillator from the XTAL1 pin. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source is selected with bit 4 of the WDT register. Bit "0" and "1" control a tap circuit that determines the time-out period. Bit 2 determines whether the WDT is

active during HALT, and Bit 3 determines WDT activity during STOP. Bits 5 through 7 are reserved (Figure 47). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 38). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH (Figure 47).




Figure 40. Watch-Dog Timer Mode Register (Write Only)

WDT Time Select (D0, D1). These bits select the WDT time period. It is configured as shown in Table 12.

Table 12. WDT Time Select

D1	D0	Time-Out of Internal RC OSC	Time-Out of XTAL Clock
0	0	2 ms min	256 TpC
0	1	4 ms min	512 TpC
1	0	8 ms min	1024 TpC
1	1	32 ms min	4096 TpC

Notes:

TpC = XTAL clock cycle.

The default on reset is 2 ms.

WDTMR During HALT (D2). This bit determines whether or not the WDT is active during HALT Mode. A "1" indicates active during HALT. The default is 1.

WDTMR During STOP (D3). This bit determines whether or not the WDT is active during STOP Mode. Since the XTAL clock is stopped during STOP Mode, the on-board RC has to be selected as the clock source to the WDT/POR counter. A "1" indicates active during STOP. The default is 1.

Clock Source for WDT (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1. The default configuration of this bit is 0, which selects the RC oscillator.




Figure 41. Resets and WDT

Mask Selectable Options. There are seven Mask Selectable Options to choose from based on ROM code requirements. (See Table 13).

Table 13. Mask Selectable Options

Option	Function
RC/Other	RC/XTAL
32 kHz XTAL	On/Off
Port 04–07 weak pull-up transistor	On/Off
Port 00–03 weak pull-up transistor	On/Off
Port 31–33 weak pull-up transistor	On/Off
Port 20–27 weak pull-up transistor	On/Off
Pull-Down Transistor On Reset Pin	On/Off

Low Voltage Detection/Standby. An on-chip Voltage Comparator checks that the V_{CC} is at the required level for

correct operation of the device. Reset is globally driven when V_{CC} falls below $V_{LV}.$ A small further drop in V_{CC} causes the XTAL1 and XTAL2 circuitry to stop the crystal or resonator clock. Typical Low-Voltage power consumption in this Low Voltage Standby mode (I_{LV}) is about 45 μA (varying with the number of Mask selectable options enabled). If the V_{CC} is allowed to stay above V_{RAM} , the RAM content is preserved. When the power level is returned to above V_{LV} , the device will perform a POR and function normally (Figure 41).

The minimum operating voltage varies with the temperature and operating frequency, while V_{LV} varies with temperature only.

EXPANDED REGISTER FILE CONTROL REGISTERS (0D)




Figure 42. TC8 Control Register ((0D) 0H: Read/Write Except Where Noted)




Figure 43. T8 and T16 Common Control Functions ((0D) 1H: Read/Write)

EXPANDED REGISTER FILE CONTROL REGISTERS (0D) (Continued)





Figure 44. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)




* Default Setting After Reset

Figure 45. Stop-Mode Recovery Register ((0F) 0BH: D6-D0 = Write Only, D7=Read Only)


^{**} Default Setting After Reset and Stop-Mode Recovery

EXPANDED REGISTER FILE CONTROL REGISTERS (0D) (Continued)




*Default Setting After Reset

Figure 46. Stop-Mode Recovery Register 2 ((0F) DH: D2-D4, D6 Write Only)



^{*}Default Setting After Reset

Figure 47. Watch-Dog Timer Mode Register ((0F) OFH: Write Only)



^{*}Default Setting After Reset

Figure 48. Port Configuration Register (PCON) ((0F) OH: Write Only)

Z8 STANDARD CONTROL REGISTER DIAGRAMS




Figure 49. Port 2 Mode Register (F6H: Write Only)





Figure 50. Port 3 Mode Register (F7H: Write Only)



* Default Setting After Reset

Figure 51. Port 0 and 1 Mode Register (F8H: Write Only)




Figure 52. Interrupt Priority Register ((0) F9H: Write Only)




Figure 53. Interrupt Request Register ((0) FAH: Read/Write)




Figure 54. Interrupt Mask Register ((0) FBH: Read/Write)




Figure 55. Flag Register ((0) FCH: Read/Write)




Figure 56. Register Pointer ((0) FDH: Read/Write)




Figure 57. Stack Pointer High ((0) FEH: Read/Write)





Figure 58. Stack Pointer Low ((0) FFH: Read/Write)

PACKAGE INFORMATION



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	0.05	0.25	.002	.010
A2	2.00	2.25	.078	.089
b	0.25	0.45	.010	.018
с	0.13	0.20	.005	.008
HD	13.70	14.15	.539	.557
D	9.90	10.10	.390	.398
HE	13.70	14.15	.539	.557
E	9.90	10.10	.390	.398
•	0.80 TYP		.0315	TYP
L	0.60	1.20	.024	.047

NOTES:
1. CONTROLLING DIMENSIONS : MILLIMETER
2. LEAD COPLANARITY : MAX .10 .004"

Figure 59. 44-Pin QFP Package Diagram

ORDERING INFORMATION


Z86172—16 MHz	
44-pin QFP	Z8617216FSC

For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.

Codes

Package	F = Plastic Quad Flat Pack		
Temperature	S = 0°C to +70°C		
Speed	16 = 16 MHz		
Environmental	C = Plastic Standard		

Example



Pre-Characterization Product

The product represented by this product specification is newly introduced and ZiLOG has not completed the full characterization of the product. The product specification states what ZiLOG knows about this product at this time, but additional features or nonconformance with some aspects of the

product specification may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

©1999 by ZiLOG, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of ZiLOG, Inc. The information in this document is subject to change without notice. Devices sold by ZiLOG, Inc. are covered by warranty and patent indemnification provisions appearing in ZiLOG, Inc. Terms and Conditions of Sale only.

ZiLOG, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose.

ZiLOG, Inc. shall not be responsible for any errors that may appear in this document. ZiLOG, Inc. makes no commitment to update or keep current the information contained in this document.

ZiLOG's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and ZiLOG prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

ZiLOG, Inc.
910 East Hamilton Avenue, Suite 110
Campbell, CA 95008
Telephone (408) 558-8500
FAX (408) 558-8300
Internet: http://www.zilog.com