

Advance Information

PLL Tuning Circuit with DC-DC Converter, I2C Bus and ADC

The MC44871 is a tuning circuit for TV, VCR and Multimedia tuner applications. This device contains on one chip all the functions required for PLL control of a VCO. This integrated circuit also contains a high frequency prescaler and thus can handle frequencies up to 1.3 GHz.

The MC44871 has an integrated dc/dc converter to generate the 30 V supply voltage for the tuning amplifier on the chip. A tuner using the MC44871 does not require an external 30 V supply.

The MC44871 is controlled by a I^2C bus, and has a chip address function. The MC44871 data format is the same as the MC44818.

The MC44871 is manufactured on a single silicon chip using Motorola's high density bipolar process, MOSAIC™ (Motorola Oxide Self Aligned Implanted Circuits).

- The Pin Called V_{CC2} for the MC44818 is Now Called CP (Charge Pump). This Pin is the Output of the DC/DC Converter; a 1.0 nF Capacitor Replaces the Need for an External 30 V Supply
- High Speed I²C Bus (up to 800 kHz)
- I2C Bus Read Mode for Lock Detector and AFC Level
- HF Input is Balanced
- MC44871 has Three PNP High Current (30 mA) Band Buffers (B0, B1, B2) and One NPN Low Current (5.0 mA) Band Buffer (B4)
- V_{CC} Internally Supplies PNP Band Buffers
- The Tuning Voltage is Generated Through an External Pull–Up Resistor (750 kΩ)
- Less Phase Comparator Output Current
- Single 5.0 V Supply Operation

MOSAIC is a trademark of Motorola, Inc.

ORDERING INFORMATION


Device	Operating Temperature Range	Package
MC44871DTB	$T_A = -20^{\circ} \text{ to } +85^{\circ}\text{C}$	TSSOP-16


MC44871

PLL TUNING CIRCUIT

WITH HIGH SPEED I²C BUS AND 30 V TUNING SUPPLY


SEMICONDUCTOR
TECHNICAL DATA





This document contains information on a new product. Specifications and information herein are subject to change without notice.

Figure 1. Representative Block Diagram



This device contains 3,204 active transistors.

Approximate values of the external components for generation of the tuning voltage are:

C1 = 1.0 nF Charge Pump filter capacitor

R1 = 750 k Ω (560 k Ω minimum) Pull–up resistor

C4 = 330 pF V_{TUN} filter capacitor

C2 = 47 nF, C3 = 22 nF, R2 = 39 k Ω Loop filter These component values depend on the application.

MAXIMUM RATINGS (Maximum ratings are those values beyond which permanent damage to the device may occur. Exposure to those limits may also affect device reliability; $T_A = 25^{\circ}C$, unless otherwise noted.)

Rating	Pin	Value	Unit
Power Supply Voltage (V _{CC})	11	6.0	V
Storage Temperature	-	-65 to +150	°C
Operating Temperature Range	-	-20 to +85	°C
Operational Amplifier Output Voltage	1	40	V
RF Input Level 80 MHz to 1.3 GHz	3, 4	1.5	Vrms
NPN Band Buffer "Off" Voltage	9	10	V
NPN Band Buffer "On" Current	9	15	mA
PNP Band Buffer "Off" Voltage	6, 7, 8	6.0	V
PNP Band Buffer "On" Current	6, 7, 8	50	mA
PNP Band Buffer – Short Circuit Duration (Note 1)	6, 7, 8	Continuous	_
Band Buffer Operation at 40 mA all PNP Buffers "On"	6, 7, 8	10	S

NOTES: 1. At V_{CC} = 5.0 V and T_A = -20° to +80°C one buffer "On" only. 2. ESD data available upon request.

ELECTRICAL CHARACTERISTICS (Parameter Type: A-100% Tested, B-100% Correlation Tested, C-Characterized on Samples, D–Design Parameter, V_{CC} = 5.0 V, T_A = 25°C, unless otherwise specified, 750 k Ω pull–up resistor between CP [Pin2] and V_{TUN} [Pin 1].)

Characteristic	Pin	Min	Тур	Max	Unit	Туре
V _{CC} Supply Voltage Range	11	4.5	5.0	5.5	V	Α
V _{CC} Supply Current (All Buffers "Off") One Buffer "On" when Open One Buffer "On" at 40 mA	11	- - -	35 40 80	45 50 90	mA	A B B
PNP Band Buffer B0, B1, B2 Leakage Current when "Off"	6, 7, 8	_	0.01	1.0	μΑ	Α
PNP Band Buffer B0, B1, B2 Saturation Voltage when "On" at 30 mA	6, 7, 8	_	200	500	mV	В
NPN Band Buffer B4 Leakage Current when "Off"	9	_	0.01	1.0	μΑ	Α
NPN Band Buffer "Off" Voltage	9	0	-	5.5	V	D
NPN Band Buffer B4 Saturation Voltage when "On" at 1.0 μA	9	-	50	100	mV	А
NPN Band Buffer B4 Voltage when "On" @ 5.0 mA	9	-	1.2	1.6	V	А
Reference Oscillator Frequency Range	15	3.15	3.2	4.05	MHz	D
Phase Comparator 3–State Current	16	-15	0	15	nA	А
Phase Comparator Output Current – High Value	16	12	20	28	μΑ	А
Phase Comparator Output Current – Low Value	16	2.0	6.0	10	μΑ	А
DC-DC Converter Output Voltage, Sourcing 50 μA	2	28	31	34.5	V	А
DC-DC Converter Maximum Current, Output Short Circuited	2	-	200	350	μΑ	А
DC–DC Converter setting time from VCC >4.5 V to DC–DC Converter Voltage > 28 V @ Load = 750 k Ω /1.0 nF	2	-	-	25	ms	С
Operational Amplifier Internal Reference Voltage (V _{ref})	_	1.3	1.9	2.5	V	Α
Operational Amplifier Input Current	16	-15	0	15	nA	Α
Operational Amplifier DC Open Loop Gain	-	100	300	-	-	Α
Operational Amplifier Gain Bandwidth Product (CL = 1.0 nF)	-	0.3	-	-	MHz	D
Operational Amplifier Low Output Voltage, Sinking 50 μA	16	_	0.2	0.4	V	D
Oscillator – Negative Resistance	15	1.0	-	-	kΩ	D


PIN FUNCTION DESCRIPTION (see Figure 1)

Pin	Symbol	Description
1	VTUN	Operational amplifier output which provides the tuning voltage
2	СР	DC-DC Converter output (Charge Pump)
3, 4	HF1, HF2	Symmetrical HF inputs
5	Gnd	Ground
6, 7, 8	B2, B1, B0	PNP Band Buffer outputs
9	B4	NPN Band Buffer output
10	ADC	Three bit ADC for Automatic Frequency Tuning, readable through the bus
11	Vcc	Positive supply of the circuit (5.0 V)
12	ADD	Chip address function
13	SDA	I ² C bus Data Input/Output
14	SCL	I ² C bus Clock
15	Xtal	Crystal Oscillator (3.2 MHz or 4.0 MHz)
16	Amp In	Operational amplifier input

HF INPUT SENSITIVITY AND OVERLOAD CHARACTERISTICS ($V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C.}$) (See Figure 2.)

Characteristics	Pin	Min	Тур	Max	Unit	Туре
DC Bias (Internal)	3, 4	_	1.6	_	V	Α
80–150 MHz	3, 4	10	_	315	mVrms	С
150–600 MHz	3, 4	5.0	_	315	mVrms	С
600–950 MHz	3, 4	10	_	315	mVrms	С
950–1300 MHz	3, 4	50	-	315	mVrms	С

Figure 2. HF Sensitivity Test Circuit



NOTE: 1. Device is in test mode. B1, B2 are "On" and B0, B4 are "Off". Sensitivity is level of HF generator on 50 Ω load.

Figure 3. Typical HF Sensitivity Performance (V_{CC} = 5.0 V, Temperature = 25°C)





Figure 4. Pin Circuit Schematic



HIGH SPEED I²C BUS (The circuit is controlled by a I²C bus with a Serial Data [SDA], Serial Clock [SCL], Chip Address Control [ADD] inputs. The device I²C bus has a read mode [odd addresses] and a write mode [even addresses].

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V, T_A = 25°C, unless otherwise specified.)

Characteristic	Pin	Symbol	Min	Тур	Max	Unit	Туре
SDA/SCL Output Current at 0 V	13, 14		_	_	10	μΑ	Α
SDA/SCL Low Input Level	13, 14	VIL	_	_	1.5	V	В
SDA/SCL High Input Level	13, 14	VIH	3.0	_	_	V	В
SDA/SCL Input Current for Input Level from 0.4 V to 0.3 V _{CC}	13, 14		-5.0	0	5.0	μΑ	С
SDA/SCL Input Level	13, 14		0	-	V _{CC} + 0.3	V	D
ADD Input Level	12		-0.01 VCC	-	1.1V _{CC}		D
SDA/SCL Capacitance	13, 14	Ci	_	_	10	pF	С
SDA Low Output Level (sinking 3.0 mA)	13		_	0.3	1.0	V	Α
SDA Low Output Level (sinking 15 mA)	13		_	_	1.5	V	С

TIMING CHARACTERISTICS

Characteristic	Pin	Symbol	Min	Тур	Max	Unit	Туре
Bus Clock Frequency	14		0	_	800	kHz	С
Bus Free Time Between Stop and Start	_	T _{buf}	200	_	-	ns	С
Setup Time for Start Conditions	_	T _{su;sta}	500	_	_	ns	С
Hold Time for Start Condition	_	T _{hd;sta}	500	_	_	ns	С
Data Setup Time	_	T _{su;dat}	0	_	_	ns	С
Data Hold Time	_	T _{hd;dat}	0	_	_	ns	С
Setup Time for Stop Condition	_	T _{su;sto}	500	_	_	ns	С
Hold time for Stop Condition	_	T _{hd;sto}	500	_	_	ns	С
Acknowledge Propagation Delay		T _{ack;low}	_	_	300	ns	С
SDA Fall Time at 3.0 mA sink I and 130 pF Load	13		_	_	50	ns	С
SDA Fall Time at 3.0 mA sink I and 400 pF Load	13		_	_	80	ns	С
SDA/SCL Rise Time	13, 14		_	_	300	ns	С
SCL Fall Time	13, 14		-	-	300	ns	С
Pulse Width of Spikes Suppressed by the Input Filter	13,14	T _{sp}	-	-	50	ns	С







Figure 5. High Speed I²C Compatible Bus Data Format



I2C Write Mode Format and Bus Receiver

The incoming information, consisting of a chip address byte followed by two or four data bytes, is treated in the I^2C bus receiver. The definition of the permissible bus protocol is shown below:

1 STA CA CO BA FΜ FL STO 2 STA CA FL BA STO FΜ CO 3 STA CA CO BA STO 4_STA CA FΜ FL STO

STA = Start Condition

CA = Chip Address Byte

CO = Control Information

BA = Band Information

FM = Frequency Information with MSB

FL = Frequency Information with LSB

STO = Stop Condition

Figure 5 shows the five bytes of information that are needed for circuit operation: the chip address, two bytes of control and information, and two bytes of frequency information.

After the chip address, two or four data bytes may be received: if three data bytes are received, the third one is

ignored. If five or more data bytes are received, the fifth and following ones are ignored, and the last acknowledge pulse is sent at the end of the fourth data byte.

The first and the third data bytes contain a function bit which allows the IC to distinguish between frequency information and control plus band information. If the function bit is logic "1", the two following bytes contain control and band information. The first data byte, after the chip address, may be byte CO or byte FM. The two bytes of frequency information are preceded by a logic "0".

Chip Address

Even addresses are for write mode, and odd addresses are for read mode. Chip address is programmable by Pin 12 (ADD).

ADD Pin 12	Address (HEX.)
-0.01 V _{CC} to 0.1 V _{CC}	C0/C1
0.2 V _{CC} to 0.3 V _{CC} (or Open)	C2/C3
0.4 V _{CC} to 0.7 V _{CC}	C4/C5
0.8 V _{CC} to 1.1 V _{CC}	C6/C7

The Two Permissible Protocols with Five Bytes

CA_Chip Address	1	1	0	0	0	0/1	0/1	0	ACK
					/////				
CO_Control Information	1	T14	T13	T12	T11	T10	Т9	T8	ACK
BA_Band Information	Х	Х	Х	B4	Х	B2	B1	B0	ACK
		/////			/////				
FM_Frequency Information	0	N14	N13	N12	N11	N10	N9	N8	ACK
FL_Frequency Information	N7	N6	N5	N4	N3	N2	N1	N0	ACK

CA_Chip Address	1	1	0	0	0	0/1	0/1	0	ACK
FM_Frequency Information	0	N14	N13	N12	N11	N10	N9	N8	ACK
FL_Frequency Information	N7	N6	N5	N4	N3	N2	N1	N0	ACK
CO_Control Information	1	T14	T13	T12	T11	T10	Т9	Т8	ACK
BA_Band Information	Х	Х	Х	B4	Х	B2	B1	B0	ACK

I²C Read Mode Format

The incoming information consists of the chip address byte in read mode (odd address). The device then answers with an acknowledge followed by a byte containing lock and ADC information. There is no ACK pulse sent after this byte.

1_STA CA ADC_LO ADC_LO = ADC and Lock information

I²C Read Format

CA_Chip Address	1	1	0	0	0	0/1	0/1	1	ACK
ADC_LO	1	LO	Х	Х	Х	AD2	AD1	AD0	(no ACK)

Definition of the Bits for Test and Features

Bits B0, B1, B2: Control the PNP Band Buffers

B0, B1, B2 = 0	Buffer is "Off", Output Low
= 1	Buffer is "On", Output High

Bit B4: Controls the NPN Band Buffer

B4 = 0	Buffer is "Off", Output High
= 1	Buffer is "On", Output Low

Bit T8: Controls the Operational Amplifier Output

Т8	Operation
T8 = 0	Operational Amplifier Normal Operation
= 1	Output State of Operational Amplifier Switched Off Output Pulls High through External Resistor

Bit T10, T11: Control the Reference Divider

T10	T11	Divider Ratio
0	0	512
0	1	1024
1	0	1024
1	1	512

Bit T9, T12: Control the Phase Comparator

T9	T12	Function
0	0	Upper Source Only
0	1	Lower Source Only
1	0	Normal Operation
1	1	High Impedance

Bit T13: Switches the Band Buffer Output to Test Mode

T13 = 0	Normal Operation
= 1	Test Mode: F _{ref} Out at B2 F _{by2} Out at B1

In the test mode, B2 and B1 have to be ON (B2=B1=1). F_{ref} is the reference frequency. F_{bv2} is the output frequency of the programmable divider divided-by-2.

Bit T14: Controls the Charge Pump Current

T14 = 0	Pump Current 5.0 μA
= 1	Pump Current 20 μA

Bit AD2, AD1, AD0: Indicate the ADC Pin Analog Level

ADC Input Voltage	AD2	AD1	AD0
0 to 0.18 V _{CC}	0	0	0
0.18 to 0.34 V _{CC}	0	0	1
0.34 to 0.5 V _{CC}	0	1	0
0.5 to 0.66 V _{CC}	0	1	1
0.66 to 0.82 V _{CC}	1	0	0
0.82 to 1.0 V _{CC}	1	0	1

Bit LO: Indicates the Status of Lock Detetector

LO = 0	PLL Status Not Locked
LO = 1	PLL Status Locked

Figure 6. Equivalent Circuit of the Integrated **PNP Band Buffers**





Figure 7. Equivalent Circuit of the Integrated **NPN Band Buffer**



OPERATING DESCRIPTION

Introduction

A representative block diagram and typical system application are shown in Figures 1 and 8. A discussion of the features and function of each of the internal blocks is given.

The Programmable Divider

The programmable divider is a presettable down counter. When it has counted to zero it takes its required division ratio out of the latches B. Latches B are loaded from latches A by means of signal TDI which is synchronous to the programmable divider output signal.

Since latches A receive the data asynchronously with the programmable divider; this double latch scheme is needed to assure correct data transfer to the counter.

The division ratio definition is given by:

 $N = 16384 \times N14 + 8192 \times N13 + ... + 4 \times N2 + 2 \times N1 + N0$ Maximum Ratio 32767 Minimum Ratio 256

N0 ... N14 are the different bits for frequency information. At power-on the whole bus receiver is reset and the

programmable divider is set to a counting ratio of N = 256 or higher.

The Prescaler

The divide-by-8 prescaler has a preamplifier which guarantees high input sensitivity.

The Phase Comparator

The phase comparator is both phase and frequency sensitive and has very low output leakage current in the high impedance state.

The Operational Amplifier

The operational amplifier is designed for very low noise, low input bias current and high power supply rejection. The positive input is biased internally. The operational amplifier output (Pin 1) needs an external 750 k Ω pull-up resistor (560 $k\Omega$ minimum). This minimum value is defined by the charge pump output current capability.

The Oscillator

The oscillator uses a 3.2 or a 4.0 MHz crystal tied to ground in series with a capacitor. The crystal operates in the series

The voltage at Pin 15 has low amplitude and low harmonic distortion.

Power Dissipation


The typical power dissipation of the circuit is about 200 mW (V_{TUN} = 15 V with external pull-up of 560 k Ω , one buffer "On" at 30 mA). It is calculated with the following formula:

$$PD = \left(V_{CC} \times I_{CC}\right) + \frac{V_{Pin2} - V_{TUN}}{560 \text{ k}\Omega} \times V_{TUN} + \left(V_{sat} \times I_{Out}\right) \text{buffer}$$

Example:
$$(5 \times 38) + \frac{32 - 15}{5.6 \times 10^5} \times 15$$

+ $(0.20 \times 30) = 197 \text{ mW}$

Figure 8. Typical Tuner Application



NOTES: 1.330 pF minimum is required for stability.

2. Approximate values of the external components for generation of the tuning voltage are:

C1 = 1.0 nF Charge Pump filter capacitor R1 = 750 k Ω (560 k Ω minimum) Pull–up resistor


C4 = 330 pF VTUN filter capacitor
C2 = 47 nF Loop Filter
C3 = 22 nF Loop Filter

 $R2 = 39 \text{ k}\Omega$ Loop Filter These component values depend on the application.


DC-DC Converter Characteristics

The dc-to-dc converter block generates the 30 V supply voltage on the chip from V_{CC}. Pin 2 only needs an external capacitor (1.0 nF) instead of an external 30 V supply. The charge pump switching frequency is taken from the oscillator.

Typical charge pump output current capability at 25°C is shown in Figure 9.



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding whotorola reserves the right to make changes without further notice to any products never the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patient rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 - US & Canada ONLY 1-800-774-1848 Motorola Fax Back System

 \Diamond

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

- http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/



MC44871/D