
### TC5032P 6-DIGIT DECADE COUNTER

TC5032P is six digit decimal counter whose BCD output of each digit is dynamically output in sequence from the higher order digit on BCD OUTPUT in synchronism with SCAN input. As the carry outputs are available from all the digits, other counters and control circuits can be easily driven.

By using BC (Blanking Control) input, leading zero suppress from arbitrary digit can be achieved without external circuits.


Since the first stage counter can respond up to 10MHz ( $V_{\mathrm{DD}}$ =5 volts), this is also suitable for counting and frequency dividing of high frequency pulses.




## ABSOLUTE MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
DC Supply Voltage	$v_{ m DD}$	Vss-0.5~Vss+10	· V
Input Voltage	VIN	$V_{SS}-0.5 \sim V_{DD}+0.5$	v
Output Voltage	Vout	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
DC Input Current	IIN	±10	mA
Power Dissipation	PD	300	mW
Storage Temperature Range	Tstg	-55 ~ 125	°C
Lead Temp./Time	Tsol	260°C · 10sec	

#### PIN ASSIGNMENT




### BLOCK DIAGRAM




# PIN FUNCTION & NAME

	SYMBOL	NAME	FUNCTION
1	$\overline{\mathtt{T1}}$	T1	Outputs to indicate the digit of output signals AOUT
2	T2	T2	through $D_{OUT}$ , the sequence is descending order from $\frac{OUI}{T1}$ .
3	$\overline{T3}$	Т3	With TR="H", all of Tl through T6 become "H", and when
4	T4	T4	TR falls, T1 becomes "L". Then, "L" is shifted in sequence
5	<u>T5</u>	<u>T5</u>	$\overline{T2}$ , $\overline{T3}$ by each 4 clocks of $S_{IN}$ .
6	<u>T6</u>	<u>T6</u>	
7	REXT	RESISTOR EXTERNAL	Leave open when an external clock is applied from $S_{\overline{1N}}$ . When no external clock is available, clock can be generate by externally connecting a resistor between $S_{\overline{1N}}$ and $R_{\overline{EXT}}$ .
8	SIN	SCAN INPUT	T-COUNTER CLOCK input. T-COUNTER changes its state at the rising edge of $\mathrm{S}_{\mathrm{IN}}$ .
9	CP	CLOCK INPUT	Decimal counter clock input for the lowest order digit.
10 11 12 13	A BOUT COUT DOUT	A-OUTPUT B-OUTPUT C-OUTPUT D-OUTPUT	Decimal counter BCD output. When Tl="L", the highest order digit (6th digit) is output. Then, 5th digit is output with T2="L", 4th digit with T3="L",, 1st digit with T6="L". During BLANKING, all the outputs become "H".
14		v	(GND)
15		V <sub>SS</sub>	NT II also as a set of the CU II CU II also at the United
	CA1 CA2	CARRY 1	Carry "L" when count is "xxxxx6"~"xxxxx9", otherwise "H"
16	CAZ	CARRY 2	output "L" when count is "xxxx96"~"xxxx99", otherwise "H"
17	CA3	CARRY 3	from "L" when count is "xxx996" xxx999", otherwise "H"
18	CA4	CARRY 4	L when count is "xx9990" xx9999", otherwise "H"
19	CA5	CARRY 5	"L" when count is "x99996"~'x999999", otherwise "H"
20	CA6	CARRY 6	"L" when count is "999996"~"999999", otherwise "H"
21	OVF	OVER FLOW	Detection terminal of OVER FLOW condition of counter. When the counter advances by one from "999999", it becomes "H". Once it has become "H", only MR can restore it to "L
22	ВС	BLANKING CONTROL	"H" Zero suppress for all the digits.  "L" No zero suppress.  "L" No zero suppress.  "If Tn is connected to BC, zero suppress is activated for the higher order digits than (n-1)th digit.
23	IN1	INPUT 1	"H" All the digits are counted. "L" Only the lower order two digits are counted.
24	IN2	INPUT 2	"L" Only the lower order four digits are counted.
25	TRF	TRANSFER	"H" Decimal counter output is transferred to the multiplexer as it is.  "L" Counter output at the falling edge of TRF is latched.
26	TR	T-COUNTER RESET	T-counter is initialized to Tl by "H" level input and Tl retains "H" level only for the period of TR="H".
27	MR	MASTER RESET	"H" level input resets the counter to count "000000" and OVER FLOW to "L".
28	$v_{\mathrm{DD}}$	$v_{ m DD}$	V <sub>DD</sub> power supply (3-8 volts)



494



495

#### OPERATING CONSIDERATION

#### \* Count Operation

Set input terminals IN1, IN2 and TRANSFER to "H" and apply "H" level to M-RESET terminal, then return it to "L" level. If pulse is fed to CLOCK terminal in this condition, the counter advances its count at the rising edge of CLOCK up to 999999.

Since CARRY outputs from all the digits are output in negative logic, the control of other CMOS logics can be easily achieved.

 $\overline{\text{CA1}}$  -  $\overline{\text{CA6}}$  are output with "L" level for four clock periods. (Refer to the timing chart.)

If one more clock is given in the count of 999999, OVER FLOW terminal becomes "H" indicating the overflow condition of COUNTER. Once OVER FLOW terminal has become "H", it will never return to "L" unless M-RESET is applied.

#### \* Latch Operation

When the level of TRANSFER terminal is "H", the counter output is transferred to the multiplexer as it is with the output always indicating the counter output, but if TRANSFER terminal changes the level from "H" to "L", the count output which has been being output immediately prior to the falling edge of TRANSFER is stored in the latch and even if the counter output varies, AOUT - DOUT will not vary.

If TRANSFER terminal is returned to "H" again, the correct counter output appears on AOUT - DOUT.

#### \* Scan Operation

BCD outputs of all digits are output to common  $A_{\rm OUT}$  -  $D_{\rm OUT}$  on the time sharing basis and the basic clock for this operation is fed from outside to SCAN IN (leaving  $R_{\rm EXT}$  open in this case) or obtained by connecting a resistor between  $R_{\rm EXT}$  and SCAN IN.

BCD output for each digit appears on AOUT - DOUT corresponding to each digit of 6 digit scan signals (digit signals) which are in synchronism with the rising edge of SCAN IN. The digit output for digit selection is output with "L" level on  $\overline{T_1}$  -  $\overline{T_6}$ . As BCD outputs are output starting from the highest order digit  $(\overline{T_1}-6\text{th digit},\ldots,\overline{T_6}-1\text{st digit})$ , data transfer can be easily achieved.

\* The relationship between external resistor between  $R_{\hbox{\footnotesize EXT}}$  and SCAN IN and oscillating frequency is given below

$$f \ \ \stackrel{\cdot}{\div} \ \ \frac{1}{44 \times R} \times 10^{12} \quad [\text{Hz}]$$

## \* Blanking

By controlling BLANKING CONTROL terminal, leading zero suppress to an arbitrary digit can be easily achieved. When zero suppress is activated, all of  $A_{\rm OUT}$  -  $D_{\rm OUT}$  become "H".

BC Terminal and Zero Suppress

BRANKING CONTROL	Leading Zero Suppress	
L	No zero suppress	
Н	Zero suppress for all digits	*
Connected to $\overline{T_6}$	Zero suppress for five higher order digits and no zero suppress for the lowest order digit.	*
Connected to $\overline{T_5}$	Zero suppress for four higher order digits and no zero suppress for two lower order	*
	digits.	
Connected to $\overline{\text{T4}}$	Zero suppress for three higher order digits and no zero suppress for three lower order digits.	
Connected to T <sub>3</sub>	Zero suppress for two higher order digits and no zero suppress for four lower order digits.	*
Connected to $\overline{T_2}$	Zero suppress for the highest order digit and no zero suppress for five lower order digits.	*

<sup>\*</sup> When carry is generated from lower order digit, the normal output may not be obtained only one cycle of T-COUNTER.

# RECOMMENDED OPERATING CONDITIONS ( $V_{SS}$ =OV)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V <sub>DD</sub>	3	-	8	v
Input Voltage	V <sub>IN</sub>	0	_	V <sub>DD</sub>	V
Operating Temperature	Topr	-30	_	85	°C
R <sub>EXT</sub> External Registan	ce <sub>R</sub>	20K	-	10M	Ω

ELECTRICAL CHARACTERISTICS  $(v_{SS}^{=OV})$ 

			55									
CHARACTERISTIC		CVVMOT	TEST	V <sub>DD</sub>	-3	30°C		25°C		85	°C	UNIT
CHARACT.	EKISTIC	SYMBOL	CONDITIONS	עע (V)	MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
Output	High Level	V <sub>OH</sub>	I <sub>OH</sub> =-1μΑ	5	4.95	_	4.95	-	-	4.95	-	v
Voltage	Low Leve1	V <sub>OL</sub>	I <sub>OL</sub> =1μA	5	-	0.05	-	_	0.05	_	0.05	
Output	High Level	I <sub>OH</sub>	$V_{OH} = 2.5V$	5	-0.7	_	-0.6	-2	_	-0.5	_	
Current	Low Level		$V_{OL} = 0.4V$	5	0.52	-	0.44	1.3	-	0.36	_	mA
Input	High Level	V <sub>TH</sub>	$V_{OUT} = 0.5V, 4.5V$	5	3.5	-	3.5	2.75	_	3.5	-	
Voltage	Low Level	V <sub>IL</sub>	$V_{OUT} = 0.5V, 4.5V$	5	-	1.5	-	2.25	1.5	_	1.5	V
Input	High Level	ITH	V <sub>IH</sub> =8V	8	-	0.15	-	_	0.15	-	1.0	μА
Current	Low Level	ILL	VIT=0A	8	-	-0.15		_	-0.15	-	-1.0	μ
١,	t Current	I <sub>DD</sub>	At all	5	_	0.4	-	10-5	0.4	-	0.8	mA
Consumption		עע	conditions	8		0.5		10 <sup>-5</sup>	0.5	_	1.0	11124

SWITCHING CHARACTERISTICS (Ta=25°C,  $V_{SS}$ =OV,  $C_L$ =15 $_p$ F)

	T	טט	<u> </u>				
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	V <sub>DD</sub> (V)	MIN.	TYP.	MAX.	UNIT
Propagation Delay	l t	$(\overline{T6} = L)$	5	_	800	2000	
Time	pLH,	$(\overline{T5} = L)$	5	_	1000	2200	
(CD DCD OUT)	t	$(\overline{T4} = L)$	5	_	1250	2500	
(CP - BCD OUT)	pHL	$(\overline{T3} = L)$	5	-	1500	3000	ns
		$(\overline{T2} = L)$	5	_	1750	3500	
		$(\overline{T1} = L)$	5	-	2000	4000	
Propagation Delay		CA1	5	_	(200)	500	
Time	t <sub>pLH</sub> ,	CA2	5		(200)	500	
(CD CADDY OFF)	PLII,	CA3	5	_	(250)	750	ns
(CP - CARRY OUT)	tpHL	CA4	5	_	(250)	750	210
	,	CA5	5	_	(300)	1000	
		CA6	5	-	(300)	1000	
Max. Clock Rise Time  Max. Clock Fall Time	t rø t	CP, IN <sub>1</sub> , IN <sub>2</sub>	5	20	-	_	μs
Min. Clear Pulse	t w(MR)	MASTER RESET		_	-	500	
Width	tw(TR)	T-COUNTER RESET	5		- 1	400	ns


SWITCHING CHARACTERISTICS (Ta=25°C,  $V_{SS}$ =OV,  $C_L$ =15 $_p$ F)

			- 55						
CHARACTE	ERISTIC	SYMBOL	TEST CONDITIONS	V <sub>DD</sub> (V)	MIN.	TYP.	MAX.	UNIT	
Propaga-	(High-Low	tpHL	MR-BCD OUT	5	_	-	2000		
tion Delay Time	(Low-High	t <sub>pLH</sub>	TR-DIGIT OUT	5	_	_	1500		
	Propagation Delay Time		SIN-BCD OUT	5	_	1000	2500	ns	
			SIN-DIGIT OUT	5	-	500	1000		
			CLOCK IN *	5	10.0	14.0	_		
Max. Frequency		f <sub>CL</sub> -2		5	1.0	2.0	_	MHz	
		f <sub>CL</sub> S <sub>IN</sub>	SCAN IN	5	0.5	-	_		


<sup>\*</sup> f<sub>CL</sub>-1; Clock burst mode.

f<sub>CL</sub>-2; BCD outputs enable.

# I DD TEST CIRCUIT



#### SWITCHING TIME TEST CIRCUIT



499

