


TC5051P, TC5052P

C²MOS DIGITAL INTEGRATED CIRCUIT
SILICON MONOLITHIC

TC5051P 4 DIGIT DECADE COUNTER WITH BLANKING CONTROL
TC5052P 4 DIGIT DECADE COUNTER WITH CLOCK ENABLE

TC5051P and TC5052P are four digit decimal up counters. The contents of counter are dynamically output digit by digit in sequence from the higher-order digit to BCD OUTPUT. When the content of counter reaches "9999", CARRY OUT is output with "H" level, and it holds "L" level for other counter contents.

TC5051P has BLANKING CONTROL input which facilitates the leading zero suppress operation for higher order digits than arbitrary digit position. And TC5052P is capable to inhibit CLOCK by means of CLOCK ENABLE input.




DIP 16 (3D16A-P)


ABSOLUTE MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
DC Supply Voltage	V _{DD}	V _{SS} -0.5 ~ V _{SS} +14	V
Input Voltage	V _{IN}	V _{SS} -0.5 ~ V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5 ~ V _{DD} +0.5	V
DC Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature Range	T _{STG}	-65 ~ 150	°C
Lead Temp./Time	T _{SOL}	260°C • 10sec	

PIN ASSIGNMENT



BLOCK DIAGRAM



DESCRIPTION OF PIN FUNCTION

PIN No.	SYMBOL	NAME	FUNCTION
1	T ₄	DIGIT SELECT 4	
2	T ₃	DIGIT SELECT 3	
3	T ₂	DIGIT SELECT 2	
4	T ₁	DIGIT SELECT 1	
5	S _{IN}	SCAN INPUT	T-COUNTER CLOCK input. The clock can be generated by connecting a capacitor between this terminal and GND.
6	TRF	TRANSFER	H Decimal counter outputs are transferred to the multiplexer as they are.
			L The counter outputs at the falling edge of TRF are latched.
7	R	RESET	The counter is reset to "0000" by "H" level input. TC5052P establishes the synchronism of T-counter by means of CLEAR input.
8	V _{SS}	V _{SS}	(GND)
9	C _{A0}	CARRY OUT	"H" level is output as long as the counter holds "9999". This becomes "L" level for all other counts.
10	CP	CLOCK INPUT	First stage decimal counter clock, which triggers at the falling edge.
11	CE	CLOCK ENABLE (TC5052P)	Clock input is inhibited by "L" level
	BC	BLANK CONTROL (TC5051P)	All digits are displayed by "H" level, leading zero suppress can be achieved by "L" level and zero suppress for higher order digits than a specific digit position can be achieved by connecting T output to BC.
12	A	BCD OUT A	BCD outputs of decimal counter.
13	B	BCD OUT B	When T ₁ ="H", the highest order digit (4th digit) is output. When T ₂ ="H", 3rd digit is output, when T ₃ ="H", 2nd digit is output and when T ₄ ="H", 1st digit is output. If zero suppress is activated, all the outputs become "H" level.
14	C	BCD OUT C	
15	D	BCD OUT D	
16	V _{DD}	V _{DD}	V _{DD} Power Supply (3 - 12 volts)

OPERATING CONSIDERATION

* Count and Reset Operations

When RESET input is set at "H" level, the counter is reset to "0000". If pulse is applied to CLOCK input after returning RESET input to "L", the counter advances its count up to "9999" at the falling edge of clock providing CLOCK ENABLE to be "H". If CLOCK ENABLE is "L", CLOCK is inhibited. CARRY OUT is output with "H" level only when the count is "9999".

* Latch Operation - When TRANSFER input is set to "H", the counter output is transferred to the multiplexer as it is, and output dynamically to BCD OUT in synchronism with S_{IN}. When TRANSFER input is changed from "H" to "L", the counter content at the falling edge of TRANSFER is stored in the latch and BCD OUT is not varied even if the count changes.

* Scan Operation - BCD output of each digit is output on common A_{OUT}~D_{OUT} on time sharing basis and switching of digit is achieved by connecting a capacitor between SCAN IN input and V_{SS}(GND)(internal oscillation) or by supplying external clock from SCAN IN.

TC5051P, TC5052P

OPERATING CONSIDERATION

Capacitance of approximately 1000pF is recommended for the internal oscillation.

Switching of digit is in synchronism with the timing outputs of T₁ - T₄.

When T₁ is "H" thousand's digit is output to BCD OUT, when T₂ is "H" hundred's digit is output, when T₃ is "H" ten's digit is output, and when T₄ is "H" unit's digit is output.

* Blanking Operation (TC5051P)


By controlling BLANKING CONTROL, leading zero suppress of higher order digit positions than a specific digit position can be achieved by the function of internal circuit.

BLANKING CONTROL = VSS	Zero Suppress for all digits	*
" " = VDD	No Zero Suppress	
" " = T ₂	Zero Suppress for only thousand's digit	*
" " = T ₃	Zero Suppress for thousand's and hundred's digits	*
" " = T ₄	Zero Suppress for all except unit's digit	*

When blanking is activated, all of A_{OUT} - D_{OUT} become "H".

* (Note) When a carry occurs from the counter and during one cycle of T counter, normal output may not be seen.

TIMING CHART



RECOMMENDED OPERATING CONDITIONS ($V_{SS}=OV$)

CHARACTERISTIC	SYMBOL		MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		3	-	12	V
Input Voltage	V_{IN}		0	-	V_{DD}	V
S_{IN} Connecting Capa.	C_{EXT}		50	-	30000	pF
Operating Temp.	T_{opr}		-40	-	85	°C

ELECTRICAL CHARACTERISTICS ($V_{SS}=OV$)


CHARACTERISTIC	SYMBOL	TEST CONDITIONS	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.00	-	4.95	-	V
			10	9.95	-	9.95	10.00	-	9.95	-	
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.00	0.05	-	0.05	V
			10	-	0.05	-	0.00	0.05	-	0.05	
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{OH}=9.5V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.2	-	-0.16			-0.12	-	mA
			10	-0.5	-	-0.4			-0.3	-	
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{OL}=0.5V$ $V_{IN}=V_{SS}, V_{DD}$	5	0.52	-	0.44			0.36	-	mA
			10	1.3	-	1.11			0.9	-	
High Level Input Voltage	V_{IH}	$V_{OUT}=0.5V, 4.5V$ $V_{OUT}=1.0V, 9.0V$ $ I_{OUT} < 1\mu A$	5	3.5	-	3.5	2.75	-	3.5	-	V
			10	7.0	-	7.0	5.5	-	7.0	-	
Low Level Input Voltage	V_{IL}	$V_{OUT}=0.5V, 4.5V$ $V_{OUT}=1.0V, 9.0V$ $ I_{OUT} < 1\mu A$	5	-	1.5	-	2.25	1.5	-	1.5	V
			10	-	3.0	-	4.5	3.0	-	3.0	
High Level Input Current (other than S_{IN})	I_{IH}	$V_{IH}=12V$	12	-	0.3	-	10^{-5}	0.3	-	1.0	μA
Low Level Input Current (other than S_{IN})	I_{IL}	$V_{IL}=0V$	12	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	μA
High Level Input Current (S_{IN})	I_{IH}	$V_{IH}=12V$	12	-	-	50	-	200	-	-	μA
Low Level Input Current (S_{IN})	I_{IL}	$V_{IL}=0V$	12	-	-	1.5	-	6	-	-	mA
Quiescent Current Consumption	I_{DD}	$V_{IN}=V_{SS}, V_{DD}$	5	-	-	200	-	200	-	500	μA
			10	-	-	500	-	500	-	1000	

TC5051P, TC5052P

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0V$, $C_L=50pF$)


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	$V_{DD}(V)$	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t_{TLH}		5	-	130	400	ns
			10	-	65	200	
Output Fall Time	t_{THL}		5	-	100	200	
			10	-	50	100	
Propagation Delay Time (CLOCK-BCD _{OUT})	t_{pLH} t_{pHL}	$T_4 = "H"$	5 10	- -	1200 450	2500 1000	ns
Propagation Delay Time (CLOCK-CARRY)	t_{pLH} t_{pHL}		5 10	- -	900 400	2000 800	ns
Propagation Delay Time ($S_{IN} - T_n$)	t_{pLH} t_{pHL}		5 10	- -	1200 450	2500 1000	ns
Propagation Delay Time ($S_{IN} - BCD_{OUT}$)	t_{pLH} t_{pHL}		5 10	- -	1600 700	2500 1400	ns
Propagation Delay Time (CLEAR-BCD _{OUT})	t_{pHL}		5 10	- -	900 350	2000 800	ns
Min. RESET Pulse Width	t_w (RESET)		5 10	- -	700 350	1500 750	ns
Min. Transfer Pulse Width	t_w (TRANSFER)		5 10	- -	140 50	500 250	ns
Max. Clock Frequency	f_{CL}		5 10	1.0 2.0	1.5 3.5	-	MHz
Max. Scan Frequency	f_{CL} (SCAN)		5 10	0.5 1.0	1.0 2.0	-	
Min. Removal Time (RESET - COLOCK)	t_{rem}		5 10				ns
Min. Set Up Time (TRANSFER-CLOCK)	t_{SU}		5 10				ns
Min. Set Up Time (TRANSFER-CLEAR)	t_{SU}		5 10				
Max. Clock Rise Time	t_{rCL}		5	20	-	-	μs
Max. Clock Fall Time	t_{fCL}		10	2.5	-	-	
Input Capacitance	C_{IN}						pF

SWITCHING TIME TEST CIRCUIT




SWITCHING TIME TEST WAVEFORMS

WAVEFORM 1.



WAVEFORM 2.



TC5051P, TC5052P

SWITCHING TIME TEST WAVEFORMS

WAVEFORM 3.

