

CMOS Universal Asynchronous Receiver/Transmitter (UART)

August 1996

Features

- Low Power CMOS Circuitry.......... 7.5mW (Typ) at 3.2MHz (Max Freq.) at V_{DD} = 5V
- Baud Rate
- 4V to 10.5 Operation
- Automatic Data Formatting and Status Generation
- Fully Programmable with Externally Selectable Word Length (5 - 8 Bits), Parity Inhibit, Even/Odd Parity, and 1, 1-1/2, or 2 Stop Bits
- Operating Temperature Range
 - CDP6402D, CD-55°C to +125°C
 - CDP6402E, CE-40°C to +85°C
- Replaces Industry Type IM6402 and Compatible with HD6402

Ordering Information

PACK- AGE	TEMP. RANGE	5V/200K BAUD	10V/400K BAUD	PKG. NO.
PDIP	-40°C to +85°C	CDP6402CE	CDP6402E	E40.6
Burn-In		CDP6402CEX	-	
SBDIP	-40°C to +85°C	CDP6402CD	CDP6402D	D40.6
Burn-In		CDP6402CDX	CDP6402DX	

Description

The CDP6402 and CDP6402C are silicon gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits for interfacing computers or microprocessors to asynchronous serial data channels. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data channels. The receiver converts serial start, data, parity, and stop bits to parallel data verifying proper code transmission, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start parity and stop bits.


The data word can be 5, 6, 7 or 8 bits in length. Parity may be odd, even or inhibited. Stop bits can be 1, 1-1/2, or 2 (when transmitting 5-bit code).


The CDP6402 and CDP6402C can be used in a wide range of applications including modems, printers, peripherals, video terminals, remote data acquisition systems, and serial data links for distributed processing systems.

The CDP6402 and CDP6402C are functionally identical. They differ in that the CDP6402 has a recommended operating voltage range of 4V to 10.5V, and the CDP6402C has a recommended operating voltage range of 4V to 6.5V.

Pinout

(40 LEAD PDIP, SBDIP) TOP VIEW





Absolute Maximum Ratings

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (oC/W)	θ_{JC} (oC/W)
PDIP Package	50	N/A
SBDIP Package	55	15
Maximum Storage Temperature Range (T	_{STG})65 ⁰	C to +150°C
Maximum Lead Temperature (Soldering 1	0s):	
At Distance 1/16 ±1/32 inch (1.59 ±0.79	mm)	+265 ⁰ C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Operating Conditions At T_A = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

			LIMITS		
	CDP	CDP6402 CDP6402C			
PARAMETER	MIN	MAX	MIN	MAX	UNITS
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V_{DD}	V _{SS}	V_{DD}	V

Static Electrical Specifications at $T_A = -40^{\circ}$ C to +85°C, $V_{DD} \pm 10\%$, Except as noted

		CON	NDITION	s			LIN	IITS			
						CDP6402			CDP6402C		
PARAMETER		ν _ο (V)	V _{IN} (V)	V _{DD} (V)	MIN	(NOTE 1) TYP	MAX	MIN	(NOTE 1) TYP	MAX	UNITS
Quiescent Device Current	I _{DD}	-	0, 5	5	-	0.01	50	-	0.02	200	μΑ
Current		-	0,10	10	-	1	200	-	-	-	μΑ
Output Low Drive (Sink) Current	I _{OL}	0.4	0,5	5	2	4	-	1.2	2.4	-	mA
(Silik) Gullelit		0.5	0,10	10	5	7	-	-	-	-	mA
Output High Drive (Source) Current	loh	4.6	0, 5	5	-0.55	-1.1	-	-0.55	-1.1	-	mA
(Source) Current		9.5	0,10	10	-1.3	-2.6	-	-	-	-	mA
Output Voltage Low- Level (Note 2)	V _{OL}	-	0, 5	5	-	0	0.1	-	0	0.1	V
Level (Note 2)		-	0, 10	10	-	0	0.1	-	-	-	V
Output Voltage High Level (Note 2)	V _{OH}	-	0, 5	5	4.9	5	-	4.9	5	-	V
High Level (Note 2)		-	0, 10	10	9.9	10	-	-	-	-	V
Input Low Voltage	V_{IL}	0.5, 4.5	-	5	-	-	0.8	-	-	0.8	V
		0.5, 9.5	_	10	-	-	0.2 V _{DD}	-	-	-	V

Static Electrical Specifications at $T_A = -40^{\circ}C$ to +85°C, $V_{DD} \pm 10\%$, Except as noted (Continued)

		CON	NDITION	S	LIMITS						
						CDP6402 CDP6402C					
PARAMETER	₹	V _O (V)	V _{IN} (V)	V _{DD} (V)	MIN	(NOTE 1) TYP	MAX	MIN	(NOTE 1) TYP	MAX	UNITS
Input High Voltage	V_{IH}	0.5, 4.5	-	5	V _{DD} -2	-	-	V _{DD} -2	-	-	V
		0.5, 9.5	-	10	7	-	-	-	-	-	V
Input Leakage Current	I _{IN}	Any Input	0,5	5	-	±10 ⁻⁴	±1	-	-	±1	μΑ
Current		iriput	0,10	10	-	±10 ⁻⁴	±2	-	-	-	μΑ
Three-State Output Leakage Current	I _{OUT}	0, 5	0, 5	5	-	±10 ⁻⁴	±1	-	±10 ⁻⁴	±1	μΑ
Leakage Current		0, 10	0,10	10	-	±10 ⁻⁴	±10	-	-	-	μΑ
Operating Current (Note 2)	I _{DD1}	-	0, 5	5	-	1.5	_	-	1.5	-	mA
(Note 2)		-	0,10	10	-	10	-	-	-	-	mA
Input Capacitance	C _{IN}	-	-	-	-	5	7.5	-	5	7.5	pF
Output Capacitance	C _{OUT}	-	-	-	-	10	15	-	10	15	pF

- 1. Typical values are for $T_A = 25^{\circ}C$ and nominal V_{DD}
- 2. $I_{OL} = I_{OH} = 1\mu A$.
- 3. Operating current is measured at 200kHz or V_{DD} = 5V and 400kHz for V_{DD} = 10V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2MHz).

Description of Operation

Initialization and Controls

A positive pulse on the MASTER RESET (MR) input resets the control, status, and receiver buffer registers, and sets the serial output (TRO) High. Timing is generated from the clock inputs RRC and TRC at a frequency equal to 16 times the serial data bit rate. The RRC and TRC inputs may be driven by a common clock, or may be driven independently by two different clocks. The CONTROL REGISTER LOAD (CRL) input is strobed to load control bits for PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECTS (SBS), and CHARACTER LENGTH SELECTS (CLS1 and CLS2). These inputs may be hand wired to VSS or VDD with CRL to VDD. When the initialization is completed, the UART is ready for receiver and/or transmitter operations.

Transmitter Operation

The transmitter section accepts parallel data, formats it, and transmits it in serial form (Figure 2) on the TRO terminal.





FIGURE 2. SERIAL DATA FORMAT

Transmitter timing is shown in Figure 3. (A) Data is loaded into the transmitter buffer register from the inputs TBR1 through TBR8 by a logic low on the \overline{TBRL} input. Valid data must be present at least t_{DT} prior to, and t_{TD} following, the rising edge of \overline{TBRL} . If words less than 8-bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TBR1. (B) The rising edge of \overline{TBRL} clears TBRE. 1/2 to 11/2 cycles later, depending on when the \overline{TBRL} pulse occurs with respect to TRC, data is transferred to the transmitter register and TRE is cleared. TBRE is set to a logic High one cycle after that.

Output data is clocked by TRC. The clock rate is 16 times the data rate. (C) A second pulse on $\overline{\text{TBRL}}$ loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins.



Receiver Operation

Data is received in serial form at the RRI input. When no data is being received, RRI input must remain high. The data is clocked through the RRC. The clock rate is 16 times the data rate. Receiver timing is shown in Figure 4.




FIGURE 4. RECEIVER TIMING WAVEFORMS

(A) A low level on \overline{DRR} clears the DR line. (B) During the first stop bit data is transferred from the receiver register to the RB Register. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OE indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. (C) 1/2 clock cycle later DR is set to a logic high and FE is evaluated. A logic high on FE indicates an invalid stop bit was received. A logic high on PE indicates a parity error.

Start Bit Detection

The receiver uses a 16X clock for timing (Figure 5). The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count 7 1/2. If the receiver clock is a symmetrical square wave, the center of the start bit will be located within $\pm 1/2$ clock cycle $\pm 1/32$ bit or $\pm 3.125\%$. The receiver begins searching for the next start bit at 9 clocks into the first stop bit.




FIGURE 5. START BIT TIMING WAVEFORMS

TABLE 1. CONTROL WORD FUNCTION

	CONTROL WORD						
CLS2	CLS1	PI	EPE	SBS	DATA BITS	PARITY BIT	STOP BIT (S)
L	L	L	L	L	5	ODD	1
L	L	L	L	Н	5	ODD	1.5
L	L	L	Н	L	5	EVEN	1
L	L	L	Н	Н	5	EVEN	1.5
L	L	Н	Х	L	5	DISABLED	1
L	L	Н	Х	Н	5	DISABLED	1.5
L	Н	L	L	L	6	ODD	1
L	Н	L	L	Н	6	ODD	2
L	Н	L	Н	L	6	EVEN	1
L	Н	L	Н	Н	6	EVEN	2
L	Н	Н	Х	L	6	DISABLED	1
L	Н	Н	Х	Н	6	DISABLED	2
Н	L	L	L	L	7	ODD	1
Н	L	L	L	Н	7	ODD	2
Н	L	L	Н	L	7	EVEN	1
Н	L	L	Н	Н	7	EVEN	2
Н	L	Н	Х	L	7	DISABLED	1
Н	L	Н	Х	Н	7	DISABLED	2
Н	Н	L	L	L	8	ODD	1
Н	Н	L	L	Н	8	ODD	2
Н	Н	L	Н	L	8	EVEN	1
Н	Н	L	Н	Н	8	EVEN	2
Н	Н	Н	Х	L	8	DISABLED	1
Н	Н	Н	Х	Н	8	DISABLED	2

NOTE: X = Don't Care

TABLE 2. FUNCTION PIN DEFINITION

PIN	SYMBOL	DESCRIPTION
1	V_{DD}	Positive Power Supply
2	N/C	No Connection
3	GND	Ground (V _{SS})
4	RRD	A high level on RECEIVER REGISTER DISABLE forces the receiver holding register ouputs RBR1-RBR8 to a high impedance state.
5	RBR8	The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats les than 8 characters are right justified to RBR1.
6	RBR7)
7	RBR6	
8	RBR5	
9	RBR4	See Pin 5 - RBR8
10	RBR3	
11	RBR2	
12	RBR1	[]
13	PE	A high level on PARITY ERROR indicates that the received parity does not match parity programmed by control bits. The output is active until parity matches on a succeeding character. When parity is inhibited, this output is low.
14	FE	A high level on FRAMING ERROR indicates the first stop bit was invalid. FE will stay active until the next valid character's stop bit is received.
15	OE	A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register. The Error is reset at the next character's stop bit if DRR has been performed (i.e., DRR; active low).
16	SFD	A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state.
17	RRC	The RECEIVER REGISTER CLOCK is 16X the receiver data rate.
18	DRR	A low level on DATA RECEIVED RESET clears the data received output (DR), to a low level.
19	DR	A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register.
20	RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.
21	MR	A high level on MASTER RESET (MR) clears PE, FE, OE and DR, and sets TRE, TBRE, and TRO. TRE i actually set on the first rising edge of TRC after MR goes high. MR should be strobed after power-up.
22	TBRE	A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register hat transferred its data to the transmitter register and is ready for new data.
23	TBRL	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL requests data transfer to the transmitter register. the transmitter register is busy, transfer is automatically delayed so that the two characters are transmitted ento end.
24	TRE	A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character includir stop bits.

TABLE 2. FUNCTION PIN DEFINITION (Continued)


PIN	SYMBOL	DESCRIPTION
25	TRO	Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT.
26	TBR1	Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8 bits, the TBR8, 7, and 6 Inputs are ignored corresponding to the programmed word length.
27	TBR2]
28	TBR3	
29	TBR4	
30	TBR5	See Pin 26 - TBR1
31	TBR6	
32	TBR7	
33	TBR8	[]
34	CRL	A high level on CONTROL REGISTER LOAD loads the control register.
35	PɆ	A high level on PARITY INHIBIT inhibits parity generation, parity checking and forces PE output low.
36	SBS†	A high level on STOP BIT SELECT selects 1.5 stop bits for a 5 character format and 2 stop bits for other lengths.
37	CLS2†	These inputs program the CHARACTER LENGTH SELECTED. (CLS1 low CLS2 low 5 bits) (CLS1 high CLS2 low 6 bits) (CLS1 low CLS2 high 7 bits) (CLS1 high CLS2 high 8 bits).
38	CLSI†	See Pin 37 - CLS2
39	EPE†	When PI is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity.
40	TRC	The TRANSMITTER REGISTER CLOCK is 16X the transmit data rate.

[†] See Table 1 (Control Word Function)

 $\textbf{Dynamic Electrical Specifications} \ \ \text{at T}_{A} = -40^{o}\text{C to } +85^{o}\text{C}, \ V_{DD} \pm 5\%, \ t_{R}, \ t_{F} = 20 \text{ns}, \ V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}, \ C_{L} = 100 \text{pF}$

				LIM	IITS		
			CDP	6402	CDP6	6402C	
(NOTE 1) PARAMETER		V _{DD} (V)	(NOTE 2) TYP	(NOTE 3) MAX	(NOTE 2) TYP	(NOTE 3) MAX	UNITS
SYSTEM TIMING (See Figure 6)							
Minimum Pulse Width	t _{CRL}	5	50	150	50	150	ns
CRL		10	40	100	-	-	ns
Minimum Setup Time	t _{CWC}	5	20	50	20	50	ns
Control Word to CRL		10	0	40	-	-	ns
Minimum Hold Time	tccw	5	40	60	40	60	ns
Control Word after CRL		10	20	30	-	-	ns
Propagation Delay Time	t _{SFDH}	5	130	200	130	200	ns
SFD High to SOD		10	100	150	-	-	ns
SFD Low to SOD	tSFDL	5	130	200	130	200	ns
		10	40	60	-	-	ns
RRD High to Receiver Register	t _{RRDH}	5	80	150	80	150	ns
High Impedance	-	10	40	70	-	-	ns
RRD Low to Receiver Register	t _{RRDL}	5	80	150	80	150	ns
Active	-	10	40	70	-	-	ns
Minimum Pulse Width		5	200	400	200	400	ns
MR		10	100	200	-	-	ns


- 1. All measurements are made at the 50% point of the transition except three-state measurements.
- 2. Typical values for T_A = 25°C and nominal V_{DD} .
- 3. Maximum limits of minimum characteristics are the values above which all devices function.



 $\textbf{Dynamic Electrical Specifications} \text{ at } T_A = -40^{o}\text{C to } +85^{o}\text{C}, \ V_{DD} \pm 5\%, \ t_R, \ t_F = 20 \text{ns}, \ V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}, \ C_L = 100 \text{pF}$

			LIMITS				
			CDP	6402	CDP6402C		
(NOTE 1) PARAMETER		V _{DD} (V)	(NOTE 2) TYP	(NOTE 3) MAX	(NOTE 2)	(NOTE 3) MAX	UNITS
TRANSMITTER TIMING (See Figure 7)							
Minimum Clock Period (TRC)	t _{CC}	5	250	310	250	310	ns
		10	125	155	-	-	ns
Minimum Pulse Width							
Clock Low Level	t _{CL}	5	100	125	100	125	ns
		10	75	100	-	-	ns
Clock High Level	^t CH	5	100	125	100	125	ns
		10	75	100	-	-	ns
TBRL	^t THTH	5	80	200	80	200	ns
		10	40	100	-	-	ns
Minimum Setup Time							
TBRL to Clock	^t THC	5	175	275	175	275	ns
		10	90	150	-	-	ns
Data to TBRL	t _{DT}	5	20	50	20	50	ns
		10	0	40	-	-	ns
Minimum Hold-Time							
Data after TBRL/	t _{TD}	5	40	60	40	60	ns
		10	20	30	-	-	ns
Propagation Delay Time		_		450	000	450	
Clock to Data Start Bit	^t CD	5	300	450	300	450	ns
		10	150	225	-	-	ns
Clock to TBRE	^t CT	5	330	400	330	400	ns
		10	100	150	-	-	ns
TBRL to TBRE	t _{TTHR}	5	200	300	200	300	ns
		10	100	150	-	-	ns
Clock to TRE	t _{TTS}	5	330	400	330	400	ns
		10	100	150	-	-	ns


- 1. All measurements are made at the 50% point of the transition except three-state measurements.
- 2. Typical values for $T_A = 25^{\circ}C$ and nominal V_{DD} .
- 3. Maximum limits of minimum characteristics are the values above which all devices function.



NOTES:

- 1. The holding register is loaded on the trailing edge of TBRL.
- 2. The transmitter shift register, if empty, is loaded on the first high-to-low transition of the clock which occurs at least 1/2 clock period + t_{THC} after the trailing edge of TBRL and transmission of a start bit occurs 1/2 clock period + t_{CD} later.

FIGURE 7. TRANSMITTER TIMING WAVEFORMS



NOTES:

- 1. If a start bit occurs at a time less than t_{DC} before a high-to-low transition of the clock, the start bit may not be recognized until the next high-to-low transition of the clock. The start bit may be completely asynchronous with the clock.
- 2. If a pending DA has not been cleared by a read of the receiver holding register by the time a new word is loaded into the receiver holding register, the OE signal will come true..

FIGURE 8. RECEIVER TIMING WAVEFORMS

 $\textbf{Dynamic Electrical Specifications} \text{ at } T_A = -40^{o}\text{C to } +85^{o}\text{C}, \ V_{DD} \pm 5\%, \ t_R, \ t_F = 20 \text{ns}, \ V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}, \ C_L = 100 \text{pF}$

			LIMITS				
			CDP	6402	CDP6402C		
(NOTE 1) PARAMETERS		V _{DD} (V)	(NOTE 2) TYP	(NOTE 3) MAX	(NOTE 2) TYP	(NOTE 3) MAX	UNITS
RECEIVER TIMING (See Figure 8)							
Minimum Clock Period (RRC)	t _{CC}	5	250	310	250	310	ns
		10	125	155	-	-	ns
Minimum Pulse Width							
Clock Low Level	t _{CL}	5	100	125	100	125	ns
		10	75	100	-	-	ns
Clock High Level	^t CH	5	100	125	100	125	ns
		10	75	100	-	-	ns
Data Received Reset	t _{DD}	5	50	75	50	75	ns
		10	25	40	-	-	ns
Minimum Setup Time							
Data Start Bit to Clock	t _{DC}	5	100	150	100	150	ns
		10	50	75	-	-	ns
Propagation Delay Time		_					
Data Received Reset to Data Received	t _{DDA}	5	150	250	150	250	ns
		10	75	125	-	-	ns
Clock to Data Valid	t _{CDV}	5	275	400	275	400	ns
		10	110	175	-	-	ns
Clock to DR	t _{CDA}	5	275	400	275	400	ns
		10	110	175	-	-	ns
Clock to Overrun Error	tCOE	5	275	400	275	400	ns
		10	100	150	-	-	ns
Clock to Parity Error	t _{CPE}	5	240	375	240	375	ns
		10	120	17	-	-	ns
Clock to Framing Error	t _{CFE}	5	200	300	200	300	ns
		10	100	150	-	-	ns

- 1. All measurements are made at the 50% point of the transition except three-state measurements.
- 2. Typical values for $T_A = 25^{\circ}C$ and nominal V_{DD} .
- 3. Maximum limits of minimum characteristics are the values above which all devices function.