

# LMH6734 Single Supply, Ultra High-Speed, Triple Selectable Gain Buffer

# **General Description**

The LMH6734 is a high speed monolithic selectable gain buffer designed specifically for ultra high resolution video systems as well as wide dynamic range systems requiring exceptional signal fidelity. Benefiting from National's current feedback architecture, the LMH6734 offers gains of –1, +1 and +2. At a gain of +2 the LMH6734 supports ultra high resolution video systems with a 560 MHz 2  $V_{PP} \frac{3}{4} \frac{dB}{dB}$  bandwidth. With this large signal bandwidth and 2.1 nV/  $\sqrt{Hz}$  of input referred noise, the LMH6734 is ideal for driving component video over CAT5 cable up to 200 ft without frequency and gain equalization. The LMH6734 is offered in a space saving 16-Pin SSOP package.

### **Features**


(Typical values unless otherwise specified.)

- Supply range 3V to 12V single supply
- Supply range ±1.5V to ±6V split supply
- 925 MHz –3 dB small signal bandwidth  $(A_V = +1, V_S = \pm 5V)$
- 650 MHz -3 dB small signal bandwidth ( $A_V = +2$ ,  $V_S = 5V$ )
- Low supply current (5.5 mA per op amp, V<sub>S</sub> = 5V)
- 2.1 nV/√Hz input noise voltage
- 3750 V/µs slew rate (V<sub>S</sub> = ±5V)
- 70 mA linear output current ( $A_V = +2$ ,  $V_S = \pm 5V$ )
- Input range and output swing to 1V from each supply rail

# **Applications**

- HDTV component video driver
- CAT5 component video driver
- High resolution projectors
- Wide dynamic range IF amp
- DDS post-amps
- Wideband inverting summer
- Line driver

# **Connection Diagram**



VIP10™ is a trademark of National Semiconductor Corporation.

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 5)

Storage Temperature Range

 Human Body Model
 2000V

 Machine Model
 200V

 Supply Voltage (V+ - V-)
 13.2V

 I<sub>OUT</sub>
 (Note 4)

 Common Mode Input Voltage
 ±V<sub>CC</sub>

 Maximum Junction Temperature
 +150°C

Soldering Information

Infrared or Convection (20 sec.) 235°C
Wave Soldering (10 sec.) 260°C
Storage Temperature Range -65°C to +150°C

### Operating Ratings (Note 1)

Temperature Range (Note 3) -40°C to +85°C Supply Voltage (V+ - V-) 3V to 12V

Thermal Resistance

Package $(\theta_{JC})$  $(\theta_{JA})$ 16-Pin SSOP36°C/W120°C/W

### **5V Electrical Characteristics** (Note 2)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25$ °C,  $V^+ = +5V$ ,  $A_V = +2$ ,  $R_L = 100\Omega$ . **Boldface** limits apply at the temperature extremes.

-65°C to +150°C

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
Frequency	Domain Performance	•	•	•	•	
UGBW	-3 dB Bandwidth	Unity Gain, V <sub>OUT</sub> = 200 mV <sub>PP</sub>		870		MHz
SSBW	-3 dB Bandwidth	$V_{OUT} = 200 \text{ mV}_{PP}, R_L = 100\Omega$		650		
SSBW		$V_{OUT} = 200 \text{ mV}_{PP}, R_L = 150\Omega$		685		MHz
LSBW		V <sub>OUT</sub> = 2 V <sub>PP</sub>		480		
0.1 dB BW	0.1 dB Gain Flatness	$V_{OUT} = 200 \text{ mV}_{PP}$		130		MHz
Time Doma	ain Response	·	•		,	
TRS	Rise and Fall Time (10% to 90%)	2V Step		0.7		ns
SR	Slew Rate	2V Step		1900		V/µs
t <sub>s</sub>	Settling Time to 0.1%	2V Step		10		ns
t <sub>e</sub>	Enable Time	From Disable = Rising Edge		10		ns
t <sub>d</sub>	Disable Time	From Disable = Falling Edge		15		ns
Distortion			•			
HD2L	2 <sup>nd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz		-63		dBc
HD3L	3 <sup>rd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz		-73		dBc
Equivalent	Input Noise		•	-	-	-
$V_N$	Non-Inverting Voltage	>10 MHz		2.1		nV/√Hz
I <sub>CN</sub>	Inverting Current	>10 MHz		18.6		pA/√Hz
N <sub>CN</sub>	Non-Inverting Current	>10 MHz		26.9		pA/√Hz
Video Perf	ormance	•	•	•	•	•
DG	Differential Gain	4.43 MHz, $R_L$ = 150Ω		0.03		%
DP	Differential Phase	4.43 MHz, $R_L = 150Ω$		0.025		deg
Static, DC	Performance	,	•	•	•	•
V <sub>IO</sub>	Input Offset Voltage			0.4	2.0 <b>2.5</b>	mV
I <sub>BN</sub>	Input Bias Current	Non-Inverting	2	16.7	28 <b>32</b>	μΑ
PSRR	Power Supply Rejection Ratio	+PSRR	59 <b>59</b>	61		-10
		-PSRR	58 <b>56</b>	61		dB
CMRR	Common Mode Rejection Ratio		52 <b>52</b>	54.5		dB

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
XTLK	Crosstalk	Input Referred, f = 10 MHz, Drive Channels A, C and Measure Channel B		-80		dB
I <sub>cc</sub>	Supply Current	All three amps Enabled, No Load	15 <b>15</b>	16.7	18 <b>19</b>	mA
	Supply Current Disabled V+	$R_L = \infty$		1.54	1.8	mA
	Supply Current Disabled V-	R <sub>L</sub> = ∞		0.75	1.8	mA
	Gain Error	R <sub>L</sub> = ∞		0.2	1.25	%
	Gain	A <sub>V</sub> = +2	1.975	1.996	2.025	
		A <sub>V</sub> = +1		0.998		V/V
		$A_V = -1$ $-0.9875$	-0.9875	-0.998	-1.0125	
Miscellane	ous Performance					
R <sub>IN</sub> +	Non-Inverting Input Resistance			200		kΩ
C <sub>IN</sub> +	Non-Inverting Input Capacitance			1		pF
R <sub>O</sub>	Output Impedance	DC		0.05		Ω
V <sub>o</sub>	Output Voltage Range	$R_L = 100\Omega$	1.25-3.75 <b>1.3-3.7</b>	1.12-3.88		· v
		$R_L = \infty$	1.11-3.89 <b>1.15-3.85</b>	1.03-3.97		
CMIR	Input Range	Driving input +INA, CMRR > 40 dB	1.1-3.9 <b>1.2-3.8</b>	1.0-4.0		V
Io	Linear Output Current	$V_{IN} = 0V$ , $V_{OUT} < \pm 42$ mV (Note 4)	±50	±60		mA
I <sub>SC</sub>	Short Circuit Current	V <sub>IN</sub> = 2V Output Shorted to Ground (Note 6)		170		mA
I <sub>IH</sub>	Disable Pin Bias Current High	Disable Pin = V+		-72		μA
I <sub>IL</sub>	Disable Pin Bias Current Low	Disable Pin = 0V		-360		μA
V <sub>DMAX</sub>	Voltage for Disable	Disable Pin ≤ V <sub>DMAX</sub>		3.2		V
V <sub>DMIM</sub>	Voltage for Enable	Disable Pin ≥ V <sub>DMIN</sub>		3.6		V

# ±5V Electrical Characteristics (Note 2)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = +5V$ ,  $V^- = -5V$ ,  $A_V = +2$ ,  $R_L = 100\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
Frequency	Domain Performance	•				
UGBW	-3 dB Bandwidth	Unity Gain, V <sub>OUT</sub> = 200 mV <sub>PP</sub>		925		MHz
SSBW	-3 dB Bandwidth	$V_{OUT} = 200 \text{ mV}_{PP}, R_L = 100\Omega$		730		
SSBW		$V_{OUT} = 200 \text{ mV}_{PP}, R_L = 150\Omega$		760		MHz
LSBW		$V_{OUT} = 2 V_{PP}$		560		
0.1 dB BW	0.1 dB Gain Flatness	$V_{OUT} = 200 \text{ mV}_{PP}$		270		MHz
Time Doma	ain Response		•			
TRS	Rise and Fall Time	2V Step		0.7		no
TRL	(10% to 90%)	5V Step		0.8		ns
SR	Slew Rate	2V Step		3750		V/µs
t <sub>s</sub>	Settling Time to 0.1%	2V Step		10		ns
t <sub>e</sub>	Enable Time	From Disable = Rising Edge		10		ns
t <sub>d</sub>	Disable Time	From Disable = Falling Edge		15		ns

3

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
Distortion	1		, ,	· · · /	·	<u>I</u>
HD2L	2 <sup>nd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz		-72		dBc
HD3L	3 <sup>rd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz		-63		dBc
Equivalent	t Input Noise					•
$V_N$	Non-Inverting Voltage	>10 MHz		2.1		nV/√H:
I <sub>CN</sub>	Inverting Current	>10 MHz		18.6		pA/√H;
N <sub>CN</sub>	Non-Inverting Current	>10 MHz		26.9		pA/√H:
Video Perf	formance	-			!	-
DG	Differential Gain	4.43 MHz, R <sub>L</sub> = 150Ω		0.03		%
DP	Differential Phase	4.43 MHz, R <sub>L</sub> = 150Ω		0.03		deg
Static, DC	Performance				!	
V <sub>IO</sub>	Input Offset Voltage			0.6	2.4 <b>3.4</b>	mV
I <sub>BN</sub>	Input Bias Current	Non-Inverting	−14 <b>−19</b>	3.5	19 <b>24</b>	μΑ
PSRR	Power Supply Rejection Ratio	+PSRR	59 <b>59</b>	61.5		
		-PSRR	58 <b>58</b>	61		dB
CMRR	Common Mode Rejection Ratio		53 <b>53</b>	55		dB
XTLK	Crosstalk	Input Referred, f = 10 MHz, Drive Channels A, C and Measure Channel B		-80		dB
I <sub>CC</sub>	Supply Current	All three amps Enabled, No Load	18 <b>18</b>	19.5	20.8 <b>22</b>	mA
	Supply Current Disabled V+	R <sub>L</sub> = ∞		1.54	1.8	mA
	Supply Current Disabled V-	R <sub>L</sub> = ∞		0.75	1.8	mA
	Gain Error	R <sub>L</sub> = ∞		0.2	1.25	%
	Gain	A <sub>V</sub> = +2	1.975	1.996	2.025	
		$A_V = +1$		0.998		V/V
		$A_V = -1$	-0.9875	-0.998	-1.0125	
Miscellane	eous Performance	,				
R <sub>IN</sub> +	Non-Inverting Input Resistance			200		kΩ
C <sub>IN</sub> +	Non-Inverting Input Capacitance			1		pF
R <sub>O</sub>	Output Impedance	DC		0.05		Ω
V <sub>O</sub>	Output Voltage Range	$R_L = 100\Omega$	±3.55 <b>±3.5</b>	±3.7		V
		$R_L = \infty$	±3.85	±4.0		
CMIR	Input Range	Driving input +INA, CMRR > 40 dB	±3.9 ± <b>3.8</b>	±4.0		V
Io	Linear Output Current	$V_{IN} = 0V$ , $V_{OUT} < \pm 43$ mV (Note 4)	70	±80		mA
I <sub>sc</sub>	Short Circuit Current	V <sub>IN</sub> = 2V Output Shorted to Ground (Note 6)		237		mA
I <sub>IH</sub>	Disable Pin Bias Current High	Disable Pin = V+		-72		μΑ
I <sub>IL</sub>	Disable Pin Bias Current Low	Disable Pin = 0V		-360		μA
V <sub>DMAX</sub>	Voltage for Disable	Disable Pin ≤ V <sub>DMAX</sub>		3.2		V
V <sub>DMIM</sub>	Voltage for Enable	Disable Pin ≥ V <sub>DMIN</sub>		3.6		V

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where  $T_J > T_A$ . See Applications Information for information on temperature de-rating of this device. Min/Max ratings are based on product characterization and simulation. Individual parameters are tested as noted.

Note 3: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

Note 4: The maximum output current (I<sub>OUT</sub>) is determined by device power dissipation limitations. See the Power Dissipation section of the Application Information for more details.

Note 5: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 6: Short circuit current should be limited in duration to no more than 10 seconds. See the Power Dissipation section of the Application Information for more details.


Note 7: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.


Note 8: Limits are 100% production tested at 25C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.


## **Ordering Information**


Package	Part Number	Package Marking	Transport Media	NSC Drawing	
10 Pi- 000P	LMH6734MQ	L H6794MO	95 Units/Rail	MQA16	
16-Pin SSOP	LMH6734MQX	LH6734MQ	2.5k Units Tape and Reel	IVIQATO	


# **Typical Performance Characteristics V+ = +5V** $(T_A = 25^{\circ}C, A_V = +2, R_L = 100\Omega, unless otherwise specified.)$
























Crosstalk vs. Frequency






**Distortion vs. Output Voltage** 







#### Frequency Response vs. Capacitive Load




# Series Output Resistance vs. Capacitive Load




### **PSRR vs. Frequency**




### Open Loop Gain and Phase



#### Closed Loop Output Impedance |Z|



### Disable Timing




30003624

www.national.com


8

#### DC Errors vs. Temperature 0.6 24 0.55 22 OFFSET VOLTAGE (mV) Vos BIAS CURRENT (µA) 0.5 20 18 0.45 0.4 0.35 0.3 -40 -20 0 20 40 60 80 100 120 140 TEMPERATURE (°)

#### Channel to Channel Crosstalk vs. Frequency




**Disabled Channel Isolation vs. Frequency** 





# **Typical Performance Characteristics V+ = +5V, V- = -5V** $(T_A = 25^{\circ}C, A_V = +2, R_L = 100\Omega, unless otherwise specified.)$








#### **Small Signal Frequency Response**





























### **Application Information**

#### **GENERAL INFORMATION**

The LMH6734 is a high speed current feedback selectable gain buffer (SGB), optimized for very high speed applications. With its internal feedback and gain-setting resistors,  $\rm R_F=\rm R_G=327\Omega,$  the LMH6734 offers excellent AC performance while simplifying board layout and minimizing the effects of layout related parasitic components. The LMH6734 has no internal ground reference so single or split supply configurations are both equally useful.

#### SETTING THE CLOSED LOOP GAIN

The LMH6734 can be configured with gain settings of  $A_V = +2$ , +1, or -1. Table 1, shows the non-inverting and inverting pin connections to achieve the desired closed loop gain.

Table 1. Setting the Closed Loop Gain

GAIN A <sub>V</sub>	INPUT CONNECTIONS		
	Non-Inverting	Inverting	
-1 V/V	Ground	Input Signal	
+1 V/V	Input Signal	NC (Open)	
+2 V/V	Input Signal	Ground	

#### **SPLIT SUPPLY APPLICATION**

The recommended split supply circuit applications are shown in Figure 1, Figure 2, and Figure 3. In all three configurations the input signal is DC coupled with a termination resister input  $R_{\rm IN}=50\Omega.$  In Figure 1 the inverting input is connected to ground completing the internal feedback loop to set the gain to +2 V/V. In Figure 2 the inverting input is open (no-connect), thus providing a buffer configuration of +1 V/V. Figure 3 shows a buffer configuration with a gain of –1 V/V. In this configuration an input resistor of  $59\Omega$  was used to balance the internal  $R_{\rm G}$  resistor of  $327\Omega$  and to provide a  $50\Omega$  termination.




FIGURE 1. Recommended Split Supply Non-Inverting Gain Circuit, Gain = +2 V/V




FIGURE 2. Recommended Split Supply Non-Inverting Gain Circuit, Gain +1 V/V




FIGURE 3. Recommended Split Supply Inverting Gain Circuit, Gain = -1 V/V

#### SINGLE SUPPLY APPLICATION

The LMH6734 can also be configured for single supply applications as shown in Figure 4, Figure 5, and Figure 6. In Figure 4, the 220 µF capacitor was chosen to satisfy low frequency input signals and to provide an open for the internal feedback network path, thus setting the gain to +1 V/V. With an AC signal present, this 220 µF capacitor is shunted to ground and completes the feedback resistor network to set the AC coupled gain of +2 V/V. The input is AC coupled with the 22 µF capacitor and the two 4.7 k $\Omega$  resistors to set the input DC bias voltage. Figure 5 shows the single supply buffer configuration with the inverting input open (no-connect) creating an open to the internal feedback network giving a gain of +1 V/V. The input voltage is AC coupled with the 22 µF capacitor along with two 4.7 k $\Omega$  resistors to set the input DC bias voltage. Figure 6 shows the single supply buffer configuration for a gain of -1 V/V. In this circuit, the input signal is DC coupled into the inverting input closing the internal feedback network and creating a gain of -1 V/V while an AC gain of +2 V/V is present at the non-inverting input. Thus, the 6.8 k $\Omega$  and the

2.2 k $\Omega$  resistors were chosen to set the input DC bias voltage to 1/4 the supply voltage such that at high frequencies the output voltage is gained up by +2 V/V.




FIGURE 4. Recommended Single Supply Non-Inverting Gain Circuit, Gain = +2 V/V




FIGURE 5. Recommended Single Supply Non-Inverting Gain Circuit, Gain = +1 V/V




FIGURE 6. Recommended Single Supply Inverting Gain Circuit, Gain = -1 V/V

The gain of the LMH6734 is accurate to  $\pm 1\%$  and stable over temperature. The internal gain setting resistors,  $R_F$  and  $R_G$ , match very well. However, over process and temperature their absolute value will change. Using external resistors in series with  $R_G$  to change the gain will result in poor gain accuracy over temperature and from part to part.

#### **UNITY GAIN COMPENSATION**

With a current feedback Selectable Gain Buffer like the LMH6734, the feedback resistor is a compromise between the value needed for stability at unity gain and the optimized value used at a gain of two. The result of this compromise is substantial peaking at unity gain. If this peaking is undesirable a simple RC filter at the input of the buffer will smooth the frequency response as shown in *Figure 7*. *Figure 8* shows the results of a simple filter placed on the non-inverting input. See *Figure 9* and *Figure 10* for another method of reducing unity gain peaking.




FIGURE 7. Correction for Unity Gain Peaking




FIGURE 8. Frequency Response for Circuit in Figure 7




FIGURE 9. Alternate Unity Gain Compensation




FIGURE 10. Frequency Response for Circuit in Figure 9 (Standard Circuit Figure 5)

#### **COMPONENT DRIVER**

The LMH6734 is capable of transmitting and receiving component video over short to moderate unshielded twisted-pair (UTP) CAT5 cables, as shown in *Figure 11*. The component signals Y, Pb, and Pr are connected to the LMH6734 transmit side inputs with a 75 $\Omega$  termination. The LMH6734 transmit amplifiers are configured for a gain of +2 V/V before driving the CAT5 cable. Only three out of the four pairs in the standard CAT5 are utilized, the fourth pair is available for audio. The output of the LMH6734 transmit amplifier drives a 50 $\Omega$  transmission system with one side of the twisted pair terminated 50 $\Omega$  to ground. Note this system, without signal equalization, will satisfy transmission up to 200 ft. For longer cable

lengths, frequency and gain equalization to compensate for signal degradation is recommended.

The LMH6734 receive side is configured for a unity gain buffer for the component signals received through the CAT5 cable. The inputs of the receiver channels are  $100\Omega$  differentially terminated. The two  $327\Omega$  external resisters were chosen to match the internal  $R_F$  and  $R_G$  value of  $327\Omega$ . Figure 12, shows the LMH6734 transceiver frequency response over various lengths of CAT5 cable with a 1  $V_{PP}$  input signal at  $\pm 5$  supply voltage. The CMRR of the LMH6734 receive side at low frequencies is 55 dB at best with a split power supply of  $\pm 5V$ .




FIGURE 11. Component Video Transmission Over UTP (CAT5)




FIGURE 12. Frequency Response vs. Normalized Gain and CAT5 Cable Length

#### **DRIVING CAPACITIVE LOADS**

Capacitive output loading applications will benefit from the use of a series output resistor  $\rm R_{OUT}.$  Figure 13 shows the use of a series output resistor,  $\rm R_{OUT}.$  to stabilize the amplifier output under capacitive loading. Capacitive loads of 5 to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. The charts "Suggested  $\rm R_{OUT}$  vs. Cap Load" give a recommended value for selecting a series output resistor for mitigating capacitive loads. The values suggested in the charts are selected for 0.5 dB or less of peaking in the frequency response. This gives a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of  $\rm R_{OUT}$  can be reduced slightly from the recommended values.




FIGURE 13. Decoupling Capacitive Loads

#### LAYOUT CONSIDERATIONS

Whenever questions about layout arise, use the evaluation board as a guide. The LMH730275 is the evaluation board supplied with samples of the LMH6734.

To reduce parasitic capacitances, ground and power planes should be removed near the input and output pins. For long signal paths controlled impedance lines should be used, along with impedance matching elements at both ends.

Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located farther from the device, the smaller ceramic capacitors should be placed as close to the device as possible. The LMH6734 has multiple power and ground pins for enhanced supply bypassing. Every pin should ideally have a separate bypass capacitor. Sharing bypass capacitors may slightly de-

grade second order harmonic performance, especially if the supply traces are thin and /or long. In Figure 1, Figure 2, and Figure 3 it is recommended an optional capacitor,  $C_{\rm SS}{=}~0.01~\mu\text{F}$ , be connected between the split supplies for best second harmonic distortion. Another option to using  $C_{\rm SS}$  is to use pairs of 0.01  $\mu\text{F}$  and 0.1  $\mu\text{F}$  ceramic capacitors for each supply bypass.

#### **VIDEO PERFORMANCE**

The LMH6734 has been designed to provide excellent performance with production quality video signals in a wide variety of formats such as HDTV and High Resolution VGA. NTSC and PAL performance is nearly flawless. Best performance will be obtained with back terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage. Figure 7 shows a typical configuration for driving a 75 $\Omega$  cable. The amplifier is configured for a gain of two to make up for the 6 dB of loss in  $R_{\rm OUT}$ .

#### **POWER DISSIPATION**

The LMH6734 is optimized for maximum speed and performance in the small form factor of the standard 16-Pin SSOP package. To achieve its high level of performance, the LMH6734 consumes an appreciable amount of quiescent current which cannot be neglected when considering the total package power dissipation limit. The quiescent current contributes to about 40° C rise in junction temperature when no additional heat sink is used ( $V_S = \pm 5V$ , all three channels on). Therefore, it is easy to see the need for proper precautions in order to make sure the junction temperature's absolute maximum rating of 150°C is not violated.

To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the  $T_{\text{JMAX}}$  is never exceeded due to the overall power dissipation (all three channels).

With the LMH6734 used in a back-terminated  $75\Omega$  RGB analog video system (with 2 V<sub>PP</sub> output voltage), the total power dissipation is around 305 mW of which 220 mW is due to the quiescent device dissipation (output black level at 0V). With no additional heat sink used, the junction temperature rises to about 120°C when operated at 85°C ambient.

To reduce the junction temperature many options are available. Forced air cooling is the easiest option. An external add-

on heat-sink can be added to the 16-Pin SSOP package, or alternatively, additional board metal (copper) area can be utilized as heat-sink.

An effective way to reduce the junction temperature for the 16-Pin SSOP package (and other plastic packages) is to use the copper board area to conduct heat. With no enhancement the major heat flow path in this package is from the die through the metal lead frame (inside the package) and onto the surrounding copper through the interconnecting leads. Since high frequency performance requires limited metal near the device pins the best way to use board copper to remove heat is through the bottom of the package. A gap filler with high thermal conductivity can be used to conduct heat from the bottom of the package to copper on the circuit board. Vias to a ground or power plane on the back side of the circuit board will provide additional heat dissipation. A combination of front side copper and vias to the back side can be combined as well.

Follow these steps to determine the maximum power dissipation for the LMH6734:

- 1. Calculate the quiescent (no-load) power:  $P_{AMP} = I_{CC} X$  ( $V_S$ )  $V_S = V^+-V^-$
- 2. Calculate the RMS power dissipated in the output stage:  $P_D$  (rms) = rms (( $V_S V_{OUT}$ ) X  $I_{OUT}$ ) where  $V_{OUT}$  and  $I_{OUT}$  are the voltage and current across the external load and  $V_S$  is the total supply current
- 3. Calculate the total RMS power:  $P_T = P_{AMP} + P_D$

The maximum power that the LMH6734 package can dissipate at a given temperature (See *Figure 14*) can be derived with the following equation:

 $P_{MAX}=(150^{\circ}~C/W-T_{AMB})/~\theta_{JA},~where~T_{AMB}=Ambient~temperature~(^{\circ}C)~and~\theta_{JA}=Thermal~resistance,~from~junction~to~ambient,~for~a~given~package~(^{\circ}C/W).~For~the~SSOP~package~\theta_{JA}~is~120^{\circ}C/W.$ 




FIGURE 14. Maximum Power Dissipation

#### **ESD PROTECTION**

The LMH6734 is protected against electrostatic discharge (ESD) on all pins. The LMH6734 will survive 2000V Human Body Model and 200V Machine Model events.

Under closed loop operation the ESD diodes have no affect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6734 is driven by a large signal while the device is powered down the ESD diodes will conduct.

The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins. Shorting the power pins to each other will prevent the chip from being powered up through the input.


#### **EVALUATION BOARDS**

National Semiconductor provides the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Many of the datasheet plots were measured with these boards.

Device Package Evaluation Board Part Number LMH6734MQ SSOP LMH730275

A bare evaluation board can be ordered when a sample request is placed with National Semiconductor.

# Physical Dimensions inches (millimeters) unless otherwise noted



16-Pin SSOP NS Package Number MQA16

# **Notes**

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

new.feedback@nsc.com Tel: 1-800-272-9959

**National Semiconductor Europe Customer Support Center** 

Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia** Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Customer Support Center** Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560