January 6, 2012



LMH6551Q

Differential, High Speed Op Amp

General Description

The LMH®6551Q is a high performance voltage feedback differential amplifier. The LMH6551Q has the high speed and low distortion necessary for driving high performance ADCs as well as the current handling capability to drive signals over balanced transmission lines like CAT 5 data cables. The LMH6551Q can handle a wide range of video and data formats.

With external gain set resistors, the LMH6551Q can be used at any desired gain. Gain flexibility coupled with high speed makes the LMH6551Q suitable for use as an IF amplifier in high performance communications equipment.

The LMH6551Q is available in the MSOP package.


Features

- 370 MHz –3 dB bandwidth (V_{OUT} = 0.5 V_{PP})
- 50 MHz 0.1 dB bandwidth
- 2400 V/µs slew Rate
- 18 ns settling time to 0.05%
- –94/–96 dB HD2/HD3 @ 5 MHz
- LMH6551Q is AEC-Q100 grade 1 qualified and is manufactured on an automotive grade flow

Applications

- Differential AD driver
- Video over twisted pair
- Differential line driver
- Single end to differential converter
- High speed differential signaling
- IF/RF amplifier
- SAW filter buffer/driver
- Automotive


Typical Application



LMH® is a registered trademark of National Semiconductor Corporation.

© 2012 Texas Instruments Incorporated 301579 SNOSB95D

Connection Diagram



Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	Features
	LMH6551QMM		1k Units Tape and Reel		AEC-Q100 Grade 1 qualified. Automotive
8-Pin MSOP	LMH6551QMME	AU1Q	250 Units Tape and Reel	MUA08A	Grade Production Flow **
	LMH6551QMMX		3.5k Units Tape and Reel		

**Automotive Grade (Q) product incorporates enhanced manufacturing and support processes for the automotive market, including defect detection methodologies. Reliability qualification is compliant with the requirements and temperature grades defined in the AEC-Q100 standard. Automotive grade products are identified with the letter Q. For more information go to http://www.national.com/ automotive.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

ESD Tolerance (<i>Note 5</i>)	
Human Body Model	2000V
Machine Model	200V
Supply Voltage	13.2V
Common Mode Input Voltage	±Vs
Maximum Input Current (pins 1, 2, 7,	
8)	30mA
Maximum Output Current (pins 4, 5)	(<i>Note 3</i>)

Maximum Junction Temperature Soldering Information: LMH6551Q

See Product Folder at www.national.com and http:// www.national.com/ms/MS/MS-SOLDERING.pdf

Operating Ratings (Note 1)

Operating Temperature Range	–40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Total Supply Voltage	3V to 11V
Package Thermal Resistance (θ_{JA})	(<i>Note 4</i>)
8-Pin MSOP	159°C/W

 $\pm 5V$ Electrical Characteristics (*Note 2*) Single ended in differential out, T_A= 25°C, G = +1, V_S = $\pm 5V$, V_{CM} = 0V, R_F = R_G = 365 Ω , R_L = 500 Ω ;; Unless specified **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (<i>Note 8</i>)	Typ (<i>Note 7</i>)	Max (<i>Note 8</i>)	Units
AC Perfor	mance (Differential)			, ,	, ,	
SSBW	Small Signal -3 dB Bandwidth	$V_{OUT} = 0.5 V_{PP}$	1	370		MHz
LSBW	Large Signal –3 dB Bandwidth	$V_{OUT} = 2 V_{PP}$		340		MHz
	Large Signal –3 dB Bandwidth	$V_{OUT} = 4 V_{PP}$		320		MHz
	0.1 dB Bandwidth	$V_{OUT} = 2 V_{PP}$		50		MHz
	Slew Rate	4V Step(<i>Note 6</i>)		2400		V/µs
	Rise/Fall Time	2V Step		1.8		ns
	Settling Time	2V Step, 0.05%		18		ns
V _{CM} Pin A	C Performance (Common Mode F	eedback Amplifier)	•		•	
	Common Mode Small Signal Bandwidth	V _{CM} bypass capacitor removed		200		MHz
Distortion	and Noise Response	•				
HD2		$V_0 = 2 V_{PP}, f = 5 MHz, R_L = 800\Omega$		-94		dBc
HD2		$V_0 = 2 V_{PP}$, f = 20MHz, R _L =800 Ω		-85		dBc
HD3		$V_{O} = 2 V_{PP}, f = 5 \text{ MHz}, R_{L} = 800\Omega$		-96		dBc
HD3		$V_{0} = 2 V_{PP}, f = 20 \text{ MHz}, R_{L} = 800\Omega$		-72		dBc
e _n	Input Referred Voltage Noise	Freq ≥ 1 MHz		6.0		nV/√Hz
i _n	Input Referred Noise Current	Freg ≥ 1 MHz		1.5		pA/√Hz
	racteristics (Differential)					p/0112
V _{OSD}	Input Offset Voltage	Differential Mode, $V_{ID} = 0$, $V_{CM} = 0$		0.5	±4 ±6	mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		-0.8		μV/°C
I _{BI}	Input Bias Current	(Note 9)		-4	0 -10	μA
	Input Bias Current Average Temperature Drift	(Note 10)		-2.6		nA/°C
	Input Bias Difference	Difference in Bias currents between the two inputs		0.03		μA
CMRR	Common Mode Rejection Ratio	$DC, V_{CM} = 0V, V_{ID} = 0V$	70	80		dBc
R _{IN}	Input Resistance	Differential		5		MΩ
C _{IN}	Input Capacitance	Differential		1		pF
CMVR	Input Common Mode Voltage Range	CMRR > 53dB	+3.1 -4.6	+3.2 -4.7		V

Downloaded from Elcodis.com electronic components distributor

Symbol	Parameter	Conditions	Min (<i>Note 8</i>)	Typ (<i>Note 7</i>)	Max (<i>Note 8</i>)	Units
V _{CM} Pin Inp	out Characteristics (Common Mod	de Feedback Amplifier)		•		
V _{OSC}	Input Offset Voltage	Common Mode, V _{ID} = 0		0.5	±5 ±8	mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		8.2		µV/°C
	Input Bias Current	(Note 9)		-2		μA
	V _{CM} CMRR	V_{ID} = 0V, 1V step on V_{CM} pin, measure V_{OD}	70	75		dB
	Input Resistance			25		kΩ
	Common Mode Gain	$\Delta V_{O,CM} / \Delta V_{CM}$	0.995	0.999	1.005	V/V
Output Pe	rformance					
	Output Voltage Swing	Single Ended, Peak to Peak	±7.38 ±7.18	±7.8		V
	Output Common Mode Voltage Range	V _{ID} = 0 V,	±3.69	±3.8		V
I _{OUT}	Linear Output Current	V _{OUT} = 0V	±50	±65		mA
I _{SC}	Short Circuit Current	Output Shorted to Ground V _{IN} = 3V Single Ended(<i>Note 3</i>)I		140		mA
	Output Balance Error	ΔV_{OUT} Common Mode / ΔV_{OUT} DIfferential , $V_{OUT} = 0.5$ Vpp Differential, f = 10 MHz		-70		dB
Miscellane	ous Performance					
A _{VOL}	Open Loop Gain	Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_{S} = \pm 1V$	71	90		dB
	Supply Current	$R_L = \infty$	11	12.5	14.5 16.5	mA

5V Electrical Characteristics (Note 2)

Single ended in differential out, T_A = 25°C, G = +1, V_S = 5V, V_{CM} = 2.5V, R_F = R_G = 365 Ω , R_L = 500 Ω ; ; Unless specified **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (<i>Note 8</i>)	Typ (<i>Note 7</i>)	Max (<i>Note 8</i>)	Units
SSBW	Small Signal –3 dB Bandwidth	R _L = 500Ω, V _{OUT} = 0.5 V _{PP}		350		MHz
LSBW	Large Signal –3 dB Bandwidth	R _L = 500Ω, V _{OUT} = 2 V _{PP}		300		MHz
	0.1 dB Bandwidth	$V_{OUT} = 2 V_{PP}$		50		MHz
	Slew Rate	4V Step(<i>Note 6</i>)		1800		V/µs
	Rise/Fall Time, 10% to 90%	4V Step		2		ns
	Settling Time	4V Step, 0.05%		17		ns
V _{CM} Pin A	C Performance (Common Mode F	eedback Amplifier)				
	Common Mode Small Signal Bandwidth			170		MHz
Distortion	and Noise Response	•		•		
HD2	2 nd Harmonic Distortion	$V_0 = 2 V_{PP}, f = 5 MHz, R_L = 800\Omega$		-84		dBc
HD2		$V_0 = 2 V_{PP}$, f = 20 MHz, R _L =800 Ω		-69		dBc
HD3	3 rd Harmonic Distortion	$V_0 = 2 V_{PP}, f = 5 MHz, R_L = 800\Omega$		-93		dBc
HD3		$V_0 = 2 V_{PP}, f = 20 \text{ MHz}, R_L = 800\Omega$		-67		dBc
e _n	Input Referred Noise Voltage	Freq ≥ 1 MHz		6.0		nV/√Hz
i _n	Input Referred Noise Current	Freq ≥ 1 MHz		1.5		pA/√Hz

Symbol	Parameter	Conditions	Min (<i>Note 8</i>)	Typ (<i>Note 7</i>)	Max (<i>Note 8</i>)	Units
Input Cha	racteristics (Differential)		(1010 0)	(1010 7)		
V _{OSD}	Input Offset Voltage	Differential Mode, $V_{ID} = 0$, $V_{CM} = 0$		0.5	±4 ±6	mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		-0.8		μV/°C
I _{BIAS}	Input Bias Current	(Note 9)		-4	0 - 10	μA
	Input Bias Current Average Temperature Drift	(Note 10)		-3		nA/°C
	Input Bias Current Difference	Difference in Bias currents between the two inputs		0.03		μA
CMRR	Common-Mode Rejection Ratio	DC, V _{ID} = 0V	70	78		dBc
	Input Resistance	Differential		5		MΩ
	Input Capacitance	Differential		1		pF
V _{ICM}	Input Common Mode Range	CMRR > 53 dB	+3.1 +0.4	+3.2 +0.3		
V _{CM} Pin Inp	out Characteristics (Common Mod	le Feedback Amplifier)				
	Input Offset Voltage	Common Mode, V _{ID} = 0		0.5	±5 ±8	mV
	Input Offset Voltage Average Temperature Drift			5.8		µV/°C
	Input Bias Current			3		μA
	V _{CM} CMRR	V _{ID} = 0, 1V step on V _{CM} pin, measure V _{OD}	70	75		dB
	Input Resistance	V _{CM} pin to ground		25		kΩ
	Common Mode Gain	$\Delta V_{O,CM} / \Delta V_{CM}$	0.995	0.999	1.005	V/V
Output Pe	rformance					
V _{OUT}	Output Voltage Swing	Single Ended, Peak to Peak, $V_S = \pm 2.5V$, $V_{CM} = 0V$	±2.4	±2.8		V
I _{OUT}	Linear Output Current	V _{OUT} = 0V Differential	±45	±60		mA
I _{SC}	Output Short Circuit Current	Output Shorted to Ground V _{IN} = 3V Single Ended(<i>Note 3</i>)		230		mA
CMVR	Output Common Mode Voltage Range	$V_{ID} = 0$, V_{CM} pin = 1.2V and 3.8V	1.23 3.72	1.20 3.80		V
	Output Balance Error	$ \Delta V_{OUT} Common Mode / \Delta V_{OUT} DIfferential , V_{OUT} = 1 Vpp Differential, f = 10 MHz $		-65		dB
Miscellane	eous Performance					
	Open Loop Gain	DC, Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_{S} = \pm 0.5 V$	71	88		dB
l _s	Supply Current	$R_L = \infty$	10	11.5	13.5 15.5	mA

3.3V Electrical Characteristics (Note 2)

Single ended in differential out, T_A = 25°C, G = +1, V_S = 3.3V, V_{CM} = 1.65V, R_F = R_G = 365 Ω , R_L = 500 Ω ; ; Unless specified **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (<i>Note 8</i>)	Typ (<i>Note 7</i>)	Max (<i>Note 8</i>)	Units
SSBW	Small Signal –3 dB Bandwidth	R _L = 500Ω, V _{OUT} = 0.5 V _{PP}		320		MHz
LSBW	Large Signal –3 dB Bandwidth	$R_L = 500\Omega, V_{OUT} = 1 V_{PP}$		300		MHz

LMH6551Q

Symbol	Parameter	Conditions	Min (<i>Note 8</i>)	Typ (<i>Note 7</i>)	Max (<i>Note 8</i>)	Units
	Slew Rate	1V Step(Note 6)		700		V/µs
	Rise/Fall Time, 10% to 90%	1V Step		2		ns
V _{CM} Pin A	C Performance (Common Mode F	eedback Amplifier)				
	Common Mode Small Signal Bandwidth			95		MHz
Distortion	and Noise Response				11	
HD2	2 nd Harmonic Distortion	$V_{0} = 1 V_{PP}, f = 5 MHz, R_{1} = 800\Omega$		-93		dBc
HD2		$V_0 = 1 V_{PP}$, f = 20 MHz, R _L =800 Ω		-74		dBc
HD3	3rd Harmonic Distortion	$V_0 = 1V_{PP}$, f = 5 MHz, R _L =800 Ω		-85		dBc
HD3		$V_0 = 1V_{PP}$, f = 20 MHz, R _L =800 Ω		-69		dBc
Input Cha	racteristics (Differential)	0 11 2			II	
V _{OSD}	Input Offset Voltage	Differential Mode, $V_{ID} = 0$, $V_{CM} = 0$		1		mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		1.6		μV/°C
I _{BIAS}	Input Bias Current	(<i>Note 9</i>)		-8		μA
	Input Bias Current Average Temperature Drift	(Note 10)		9.5		nA/°C
	Input Bias Current Difference	Difference in Bias currents between the two inputs		0.3		μA
CMRR	Common-Mode Rejection Ratio	DC, $V_{ID} = 0V$		78		dBc
	Input Resistance	Differential		5		MΩ
	Input Capacitance	Differential		1		pF
V _{ICM}	Input Common Mode Range	CMRR > 53 dB		+1.5		
V Din In	ut Characteristics (Common Mo	de Feedback Amplifier)		+0.3		
V CMFIII III	Input Offset Voltage	Common Mode, $V_{ID} = 0$		1	±5	
	Input Onset Voltage	$v_{\rm ID} = 0$				mv
	Input Offset Voltage Average			18.6	10	mV µV/°C
	Temperature Drift				10	
	Temperature Drift Input Bias Current			18.6 3		
	Temperature Drift	V _{ID} = 0, 1V step on V _{CM} pin, measure V _{OD}				μV/°C
	Temperature Drift Input Bias Current			3		μV/°(μA
	Temperature Drift Input Bias Current V _{CM} CMRR	1V step on V _{CM} pin, measure V _{OD} V _{CM} pin to ground		3 60		μV/°C μA dB
Output Pe	Temperature Drift Input Bias Current V _{CM} CMRR Input Resistance	1V step on V _{CM} pin, measure V _{OD}		3 60 25		μV/°C μA dB kΩ
	Temperature Drift Input Bias Current V _{CM} CMRR Input Resistance Common Mode Gain	1V step on V _{CM} pin, measure V _{OD} V _{CM} pin to ground	±0.75	3 60 25		μV/°C μA dB kΩ
V _{OUT}	Temperature Drift Input Bias Current V _{CM} CMRR Input Resistance Common Mode Gain erformance	1V step on V_{CM} pin, measure V_{OD} V_{CM} pin to ground $\Delta V_{O,CM} / \Delta V_{CM}$ Single Ended, Peak to Peak, V_S = 3.3V,	±0.75 ±30	3 60 25 0.999		μV/°C μA dB kΩ V/V
V _{OUT}	Temperature Drift Input Bias Current V _{CM} CMRR Input Resistance Common Mode Gain erformance Output Voltage Swing	$1V \text{ step on } V_{CM} \text{ pin, measure } V_{OD}$ $V_{CM} \text{ pin to ground}$ $\Delta V_{O,CM} / \Delta V_{CM}$ Single Ended, Peak to Peak, V _S = 3.3V, V _{CM} = 1.65V		3 60 25 0.999 ±0.9		μV/°C μA dB kΩ V/V
V _{OUT} I _{OUT} I _{SC}	Temperature Drift Input Bias Current V _{CM} CMRR Input Resistance Common Mode Gain erformance Output Voltage Swing Linear Output Current	1V step on V_{CM} pin, measure V_{OD} V_{CM} pin to ground $\Delta V_{O,CM} / \Delta V_{CM}$ Single Ended, Peak to Peak, $V_S = 3.3V$, $V_{CM} = 1.65V$ $V_{OUT} = 0V$ DifferentialOutput Shorted to Ground		3 60 25 0.999 ±0.9 ±40		μV/°C μA dB kΩ V/V V
V _{OUT} I _{OUT} I _{SC}	Temperature Drift Input Bias Current V _{CM} CMRR Input Resistance Common Mode Gain erformance Output Voltage Swing Linear Output Current Output Short Circuit Current Output Common Mode Voltage	1V step on V_{CM} pin, measure V_{OD} V_{CM} pin to ground $\Delta V_{O,CM} / \Delta V_{CM}$ Single Ended, Peak to Peak, $V_S = 3.3V$, $V_{CM} = 1.65V$ $V_{OUT} = 0V$ DifferentialOutput Shorted to Ground $V_{IN} = 2V$ Single Ended(<i>Note 3</i>)		3 60 25 0.999 ±0.9 ±40 200 2.1		μV/°C μA dB kΩ V/V V V mA mA
V _{OUT} I _{OUT} I _{SC} CMVR	Temperature Drift Input Bias Current V _{CM} CMRR Input Resistance Common Mode Gain erformance Output Voltage Swing Linear Output Current Output Short Circuit Current Output Common Mode Voltage Range	1V step on V _{CM} pin, measure V _{OD} V_{CM} pin to ground $\Delta V_{O,CM} / \Delta V_{CM}$ Single Ended, Peak to Peak, V _S = 3.3V, V_{CM} = 1.65V V_{OUT} = 0V DifferentialOutput Shorted to Ground V_{IN} = 2V Single Ended(<i>Note 3</i>) V_{ID} = 0, V_{CM} pin = 1.2V and 2.1V ΔV_{OUT} Common Mode / ΔV_{OUT} DIfferential , V_{OUT} = 1Vpp Differential, f = 10 MHz		3 60 25 0.999 ±0.9 ±40 200 2.1 1.2		μV/°C μA dB kΩ V/V V V mA mA
V _{OUT} I _{SC} CMVR Miscellan	Temperature Drift Input Bias Current V _{CM} CMRR Input Resistance Common Mode Gain erformance Output Voltage Swing Linear Output Current Output Short Circuit Current Output Common Mode Voltage Range Output Balance Error eous Performance Open Loop Gain	1V step on V_{CM} pin, measure V_{OD} V_{CM} pin to ground $\Delta V_{O,CM} / \Delta V_{CM}$ Single Ended, Peak to Peak, $V_S = 3.3V$, $V_{CM} = 1.65V$ $V_{OUT} = 0V$ DifferentialOutput Shorted to Ground $V_{IN} = 2V$ Single Ended(<i>Note 3</i>) $V_{ID} = 0, V_{CM}$ pin = 1.2V and 2.1V ΔV_{OUT} Common Mode / ΔV_{OUT} DIfferential , $V_{OUT} = 1Vpp$		3 60 25 0.999 ±0.9 ±40 200 2.1 1.2 -65		μV/°C μA dB kΩ V/V V V W MA mA MA MA dB
V _{OUT} I _{OUT} I _{SC} CMVR	Temperature Drift Input Bias Current V _{CM} CMRR Input Resistance Common Mode Gain erformance Output Voltage Swing Linear Output Current Output Short Circuit Current Output Common Mode Voltage Range Output Balance Error	1V step on V _{CM} pin, measure V _{OD} V_{CM} pin to ground $\Delta V_{O,CM} / \Delta V_{CM}$ Single Ended, Peak to Peak, V _S = 3.3V, V_{CM} = 1.65V V_{OUT} = 0V DifferentialOutput Shorted to Ground V_{IN} = 2V Single Ended(<i>Note 3</i>) V_{ID} = 0, V_{CM} pin = 1.2V and 2.1V ΔV_{OUT} Common Mode / ΔV_{OUT} DIfferential , V_{OUT} = 1Vpp Differential, f = 10 MHz		3 60 25 0.999 ±0.9 ±40 200 2.1 1.2 -65		μV/°C μA dB kΩ V/V V W mA mA V dB

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.

Note 3: The maximum output current (I_{OUT}) is determined by device power dissipation limitations.

Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_{A} . The maximum allowable power dissipation at any ambient temperature is P $_{D} = (T_{J(MAX)} - T_{A})/\theta_{JA}$. All numbers apply for package soldered directly into a 4 layer PC board with zero air flow.

Note 5: Human body model: 1.5 k Ω in series with 100 pF. Machine model: 0 Ω in series with 200pF.

Note 6: Slew Rate is the average of the rising and falling edges.

Note 7: Typical numbers are the most likely parametric norm.

Note 8: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.


Note 9: Negative input current implies current flowing out of the device.

Note 10: Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.


Note 11: Parameter is guaranteed by design.

Typical Performance Characteristics ($T_A = 25^{\circ}C$, $V_S = \pm 5V$, $R_L = 500\Omega$, $R_F = R_G = 365\Omega$; Unless


Specified).




Frequency Response




30157915







30157921

LMH6551Q







2 $V_{\mbox{\scriptsize PP}}$ Pulse Response Single Ended Input




Output Common Mode Pulse Response









Distortion vs. Frequency




Distortion vs. Supply Voltage (Split Supplies)










www.ti.com



Balance Error -25 $V_{\rm S} = \pm 5V$ -30 .R_F = 360Ω -35 -40 $R_{|} = 500\Omega$ BALANCE ERROR (dBc) V_{IN} = 0.5 V_{PP} -45 -50 -55 -60 -65 -70 -75 -80 -85 -90 1 10 100 1000 FREQUENCY (MHz) 30157913


Application Section

The LMH6551Q is a fully differential amplifier designed to provide low distortion amplification to wide bandwidth differential signals. The LMH6551Q, though fully integrated for ultimate balance and distortion performance, functionally provides three channels. Two of these channels are the V+ and V⁻ signal path channels, which function similarly to inverting mode operational amplifiers and are the primary signal paths. The third channel is the common mode feedback circuit. This is the circuit that sets the output common mode as well as driving the V+ and V⁻ outputs to be equal magnitude and opposite phase, even when only one of the two input channels is driven. The common mode feedback circuit allows single ended to differential operation.

The LMH6551Q is a voltage feedback amplifier with gain set by external resistors. Output common mode voltage is set by the V_{CM} pin. This pin should be driven by a low impedance reference and should be bypassed to ground with a 0.1 μ F ceramic capacitor. Any signal coupling into the V_{CM} will be passed along to the output and will reduce the dynamic range of the amplifier.

FULLY DIFFERENTIAL OPERATION

The LMH6551Q will perform best when used with split supplies and in a fully differential configuration. See *Figure 1* and *Figure 2* for recommend circuits.



The circuit shown in *Figure 1* is a typical fully differential application as might be used to drive an ADC. In this circuit closed loop gain, $(A_V) = V_{OUT}/V_{IN} = R_F/R_G$. For all the applications in this data sheet V_{IN} is presumed to be the voltage presented to the circuit by the signal source. For differential signals this will be the difference of the signals on each input (which will be double the magnitude of each individual signal), while in single ended inputs it will just be the driven input signal.

The resistors R_O help keep the amplifier stable when presented with a load C_L as is typical in an analog to digital converter (ADC). When fed with a differential signal, the LMH6551 provides excellent distortion, balance and common mode rejection provided the resistors R_F , R_G and R_O are well matched and strict symmetry is observed in board layout. With a DC CMRR of over 80dB, the DC and low frequency CMRR of most circuits will be dominated by the external resistors and board trace resistance. At higher frequencies board layout symmetry becomes a factor as well. Precision resistors of at least 0.1% accuracy are recommended and careful board layout will also be required.




FIGURE 2. Fully Differential Cable Driver

With up to 15 V_{PP} differential output voltage swing and 80 mA of linear drive current the LMH6551Q makes an excellent cable driver as shown in *Figure 2*. The LMH6551Q is also suitable for driving differential cables from a single ended source.

The LMH6551Q requires supply bypassing capacitors as shown in Figure 3 and Figure 4. The 0.01 µF and 0.1 µF capacitors should be leadless SMT ceramic capacitors and should be no more than 3 mm from the supply pins. The SMT capacitors should be connected directly to a ground plane. Thin traces or small vias will reduce the effectiveness of bypass capacitors. Also shown in both figures is a capacitor from the $V_{\rm CM}$ pin to ground. The $V_{\rm CM}$ pin is a high impedance input to a buffer which sets the output common mode voltage. Any noise on this input is transferred directly to the output. Output common mode noise will result in loss of dynamic range, degraded CMRR, degraded Balance and higher distortion. The V_{CM} pin should be bypassed even if the pin in not used. There is an internal resistive divider on chip to set the output common mode voltage to the mid point of the supply pins. The impedance looking into this pin is approximately 25 kΩ. If a different output common mode voltage is desired drive this pin with a clean, accurate voltage reference.




FIGURE 3. Split Supply Bypassing Capacitors




FIGURE 4. Single Supply Bypassing Capacitors

SINGLE ENDED INPUT TO DIFFERENTIAL OUTPUT

The LMH6551Q provides excellent performance as an active balun transformer. *Figure 5* shows a typical application where an LMH6551Q is used to produce a differential signal from a single ended source.

In single ended input operation the output common mode voltage is set by the $\rm V_{CM}$ pin as in fully differential mode. Also, in this mode the common mode feedback circuit must recreate the signal that is not present on the unused differential input pin. The performance chart titled "Balance Error" is the measurement of the effectiveness of this process. The common mode feedback circuit is responsible for ensuring balanced output with a single ended input. Balance error is defined as the amount of input signal that couples into the output common mode. It is measured as a the undesired output common mode swing divided by the signal on the input. Balance error can be caused by either a channel to channel gain error, or phase error. Either condition will produce a common mode shift. The chart titled "Balance Error" measures the balance error with a single ended input as that is the most demanding mode of operation for the amplifier.

Supply and V_{CM} pin bypassing are also critical in this mode of operation. See the above section on *FULLY DIFFERENTIAL OPERATION* for bypassing recommendations and also see *Figure 3* and *Figure 4* for recommended supply bypassing configurations.





FIGURE 5. Single Ended In to Differential Out

SINGLE SUPPLY OPERATION

The input stage of the LMH6551Q has a built in offset of 0.7V towards the lower supply to accommodate single supply operation with single ended inputs. As shown in *Figure 5*, the input common mode voltage is less than the output common voltage. It is set by current flowing through the feedback network from the device output. The input common mode range of 0.4V to 3.2V places constraints on gain settings. Possible solutions to this limitation include AC coupling the input signal, using split power supplies and limiting stage gain. AC coupling with single supply is shown in *Figure 6*.

In *Figure 5* closed loop gain = $V_O / V_I \cong R_F / R_G$, where $V_I = V_S / 2$, as long as $R_M << R_G$. Note that in single ended to differential operation V_I is measured single ended while V_O is measured differentially. This means that gain is really 1/2 or 6 dB less when measured on either of the output pins separately. Additionally, note that the input signal at R_T (labeled as V_I) is 1/2 of V_S when R_T is chosen to match R_S to R_{IN} .

 V_{ICM} = Input common mode voltage = $(V_{11}+V_{12}) / 2$.





DRIVING ANALOG TO DIGITAL CONVERTERS

Analog to digital converters (ADC) present challenging load conditions. They typically have high impedance inputs with large and often variable capacitive components. As well, there are usually current spikes associated with switched capacitor or sample and hold circuits. Figure 7 shows a typical circuit for driving an ADC. The two 56 Ω resistors serve to isolate the capacitive loading of the ADC from the amplifier and ensure stability. In addition, the resistors form part of a low pass filter which helps to provide anti alias and noise reduction functions. The two 39 pF capacitors help to smooth the current spikes associated with the internal switching circuits of the ADC and also are a key component in the low pass filtering of the ADC input. In the circuit of Figure 7 the cutoff frequency of the filter is $1/(2^*\pi^*56\Omega^*(39 \text{ pF} + 14\text{pF})) =$ 53MHz (which is slightly less than the sampling frequency). Note that the ADC input capacitance must be factored into the frequency response of the input filter, and that being a differential input the effective input capacitance is double. Also as shown in Figure 7 the input capacitance to many ADCs is variable based on the clock cycle. See the data sheet for your particular ADC for details.





FIGURE 7. Driving an ADC

The amplifier and ADC should be located as closely together as possible. Both devices require that the filter components be in close proximity to them. The amplifier needs to have minimal parasitic loading on the output traces and the ADC is sensitive to high frequency noise that may couple in on its input lines. Some high performance ADCs have an input stage that has a bandwidth of several times its sample rate. The sampling process results in all input signals presented to the input stage mixing down into the Nyquist range (DC to Fs/ 2). See AN-236 for more details on the subsampling process and the requirements this imposes on the filtering necessary in your system.


USING TRANSFORMERS


Transformers are useful for impedance transformation as well as for single to differential, and differential to single ended conversion. A transformer can be used to step up the output voltage of the amplifier to drive very high impedance loads as shown in *Figure 8. Figure 10* shows the opposite case where the output voltage is stepped down to drive a low impedance load.


Transformers have limitations that must be considered before choosing to use one. Compared to a differential amplifier, the most serious limitations of a transformer are the inability to pass DC and balance error (which causes distortion and gain errors). For most applications the LMH6551Q will have adequate output swing and drive current and a transformer will not be desirable. Transformers are used primarily to interface differential circuits to 50Ω single ended test equipment to simplify diagnostic testing.




30157907











CAPACITIVE DRIVE

LMH6551Q

As noted in the *DRIVING ANALOG TO DIGITAL CONVERT-ERS* section, capacitive loads should be isolated from the amplifier output with small valued resistors. This is particularly the case when the load has a resistive component that is 500Ω or higher. A typical ADC has capacitive components of around 10 pF and the resistive component could be 1000Ω or higher. If driving a transmission line, such as 50Ω coaxial or 100Ω twisted pair, using matching resistors will be sufficient to isolate any subsequent capacitance. For other applications see the "Suggested Rout vs. Cap Load" charts in the Typical Performance Characteristics section.

POWER DISSIPATION

The LMH6551Q is optimized for maximum speed and performance in the small form factor of the standard MSOP package, and is essentially a dual channel amplifier. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the T_{JMAX} of 150°C is never exceeded due to the overall power dissipation.

Follow these steps to determine the Maximum power dissipation for the LMH6551Q:


- Calculate the quiescent (no-load) power: P_{AMP} = I_{CC}* (V_S), where V_S = V⁺ - V⁻. (Be sure to include any current through the feedback network if V_{OCM} is not mid rail.)
- 2. Calculate the RMS power dissipated in each of the output stages: P_D (rms) = rms (($V_S V_{OUT}) * I_{OUT}$) + rms (($V_S V_{OUT}) * I_{OUT}$), where V_{OUT} and I_{OUT} are the voltage and the current measured at the output pins of the differential amplifier as if they were single ended amplifiers and V_S is the total supply voltage.
- 3. Calculate the total RMS power: $P_T = P_{AMP} + P_D$.


The maximum power that the LMH6551Q package can dissipate at a given temperature can be derived with the following equation:

 $\begin{array}{l} \mathsf{P}_{MAX} = (150^\circ - \mathsf{T}_{AMB}) / \ \theta_{JA}, \ \text{where } \mathsf{T}_{AMB} = \text{Ambient temperature} \\ (^\circ\text{C}) \ \text{and} \ \theta_{JA} = \text{Thermal resistance, from junction to ambient,} \\ \text{for a given package (}^\circ\text{C/W}\text{)}. \ \theta_{JA} \ \text{is } 159 \ ^\circ\text{C/W} \ \text{for the MSOP-8} \\ \text{package.} \end{array}$

NOTE: If V_{CM} is not 0V then there will be quiescent current flowing in the feedback network. This current should be included in the thermal calculations and added into the quiescent power dissipation of the amplifier.

Figure 12 shows the maximum power dissipation vs. ambient temperature for the MSOP-8 package when mounted on a 4 layer JEDEC board.





At high ambient temperatures, the LMH6551Q's quiescent power dissipation approaches the maximum power shown in *Figure 12*, when operated close to the maximum operating supply voltage of 11V. This leaves little room for additional load power dissipation. In such applications, any of the following steps can be taken to alleviate any junction temperature concerns:

· Reduce the total supply voltage

• Reduce θ_{JA} by increasing heatsinking possibly by either increasing the PC board area devoted to heatsinking or forced air cooling or both

• Reduce maximum ambient temperature

ESD PROTECTION

The LMH6551Q is protected against electrostatic discharge (ESD) on all pins. The LMH6551Q will survive 2000V Human Body model and 200V Machine model events. Under normal operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6551Q is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins.

BOARD LAYOUT

The LMH6551Q is a very high performance amplifier. In order to get maximum benefit from the differential circuit architecture board layout and component selection is very critical. The circuit board should have low a inductance ground plane and well bypassed broad supply lines. External components should be leadless surface mount types. The feedback network and output matching resistors should be composed of short traces and precision resistors (0.1%). The output matching resistors should be placed within 3-4 mm of the amplifier as should the supply bypass capacitors.


The LMH6551Q is sensitive to parasitic capacitances on the amplifier inputs and to a lesser extent on the outputs as well. Ground and power plane metal should be removed from beneath the amplifier and from beneath R_F and R_G .

With any differential signal path symmetry is very important. Even small amounts of asymmetry will contribute to distortion and balance errors.

EVALUATION BOARD

National Semiconductor offers evaluation board(s) to aid in device testing and characterization and as a guide for proper layout. Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input

and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information).



Notes

Notes