## Features

■ Designed to be compatible with the NDS conditional access system (ST8024LCDR and ST8024LCTR only)

- IC card interface
- 3 V or 5 V supply for the IC ( $\mathrm{V}_{\mathrm{DD}}$ and GND)
- Three specifically protected half-duplex bidirectional buffered I/O lines to card contacts C4, C7 and C8
- Step-up converter for $\mathrm{V}_{\mathrm{CC}}$ generation separately powered from a $5 \mathrm{~V} \pm 20 \%$ supply ( $\mathrm{V}_{\text {DDP }}$ and PGND)
- $1.8 \mathrm{~V} \pm 6.5 \%$, 3 V or $5 \mathrm{~V} \pm 5 \%$ regulated card supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) with appropriate decoupling has the following capabilities:
$-\mathrm{I}_{\mathrm{CC}}<80 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{DDP}}=4.75$ to 6.5 V
- Handles current spikes of 40 nA up to 20 MHz
- Controls rise and fall times
- Filtered overload detection at $\sim 120 \mathrm{~mA}$
- Thermal and short-circuit protection on all card contacts
- Automatic activation and deactivation sequences; initiated by software or by hardware in the event of a short-circuit, card take-off, overheating, $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{DDP}}$ drop-out
■ Enhanced ESD-protection on card side ( $>6 \mathrm{kV}$ )
- 26 MHz integrated crystal oscillator
- Built-in debounce on card presence contacts
- One multiplexed status signal $\overline{\text { OFF }}$

- Non-inverted control of RST via pin RSTIN
- Clock generation for cards up to 20 MHz (divided by 1, 2, 4 or 8 through CLKDIV1 and CLKDIV2 signals) with synchronous frequency changes
■ ISO 7816, GSM11.11 and EMV 4.0 (payment systems) compatibility
- Supply supervisor for spike-killing during power-on and power-off and power-on reset (threshold fixed internally or externally by a resistor bridge)


## Applications

■ Smartcard readers for set-top box

- IC card readers for banking
- Identification, pay TV


## Description

The ST8024L is a complete low-cost analog interface for asynchronous Class A, B and C smartcards. It can be placed between the card and the microcontroller with few external components to perform all supply protection and control functions. ST8024LCDR and ST8024LCTR are compatible with ST8024 (with the exception of $\mathrm{V}_{\mathrm{th}}$ (ext)rise/fall).

Table 1. Device summary

| Order code | PORADJ/1.8V function | Temperature range | Package | Packaging |
| :---: | :---: | :---: | :---: | :---: |
| ST8024LCDR $^{(1)}$ | PORADJ | -25 to $85^{\circ} \mathrm{C}$ | SO-28 (tape and reel) | 1000 parts per reel |
| ST8024LCTR ${ }^{(1)}$ | PORADJ | -25 to $85^{\circ} \mathrm{C}$ | TSSOP-28 (tape and reel) | 2500 parts per reel |
| ST8024LACDR | 1.8 V | -25 to $85^{\circ} \mathrm{C}$ | SO-28 (tape and reel) | 1000 parts per reel |
| ST8024LTR | 1.8 V | -25 to $85^{\circ} \mathrm{C}$ | TSSOP-20 (tape and reel) | 2500 parts per reel |

1. Cerfified by NDS

## Contents

1 Diagram ..... 5
2 Pin configuration ..... 6
3 Maximum ratings ..... 8
4 Electrical characteristics ..... 9
5 Functional description ..... 16
5.1 Power supply ..... 16
5.2 Voltage supervisor ..... 16
5.2.1 Without external divider on pin PORADJ ..... 16
5.2.2 With an external divider on pin PORADJ ..... 17
5.2.3 Application examples ..... 17
5.3 Clock circuitry (only on SO-28 and TSSOP-28 packages) ..... 17
5.4 I/O transceivers ..... 18
5.5 Inactive mode ..... 18
5.6 Activation sequence ..... 19
5.7 Active mode ..... 21
5.8 Deactivation sequence ..... 21
5.9 VCC generator ..... 22
5.10 Fault detection ..... 22
$5.11 \mathrm{~V}_{\mathrm{CC}}$ selection settings ..... 24
6 Applications ..... 25
7 Package mechanical data ..... 26
8 Revision history ..... 32

## List of tables

Table 1. Device summary ..... 1
Table 2. Pin description ..... 6
Table 3. Absolute maximum ratings ..... 8
Table 4. Thermal data ..... 8
Table 5. Recommended operating conditions ..... 8
Table 6. Electrical characteristics over recommended operating condition ..... 9
Table 7. Step-up converter ..... 10
Table 8. Card supply voltage characteristics ..... 10
Table 9. Crystal connection (pins XTAL1 and XTAL2) ..... 11
Table 10. Data lines (pins I/O, I/OUC, AUX1, AUX2, AUX1UC AND AUX2UC) ..... 11
Table 11. Data lines to card reader (pins I/O, AUX1 AND AUX2 with integrated $11 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ ..... 12
Table 12. Data lines to microcontroller (pins I/OUC, AUX1UC and AUX2UC with integrated $11 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{DD}}$ ..... 13
Table 13. Internal oscillator. ..... 13
Table 14. Reset output to card reader (pin RST) ..... 13
Table 15. Clock output to card reader (pin CLK) ..... 14
Table 16. Control inputs (pins CLKDIV1, CLKDIV2, $\overline{\mathrm{CMDVCC}}, \mathrm{RSTIN}, 5 \mathrm{~V} / \overline{3 \mathrm{~V}}$ and PORADJ/1.8V). ..... 14
Table 17. Card presence inputs (pins PRES and PRES) ..... 14
Table 18. Interrupt output (pin OFF NMOS drain with integrated $20 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{DD}}$ ) ..... 14
Table 19. Protection and limitation ..... 15
Table 20. Timing ..... 15
Table 21. Clock frequency selection ..... 17
Table 22. Card presence indicator ..... 19
Table 23. $V_{C C}$ selection settings ..... 24
Table 24. SO-28 small outline, package mechanical data ..... 26
Table 25. TSSOP-20 package mechanical data ..... 27
Table 26. TSSOP-28 package mechanical data ..... 28
Table 27. SO-28 tape and reel mechanical data ..... 29
Table 28. TSSOP-20 tape and reel mechanical data ..... 30
Table 29. TSSOP-28 tape and reel mechanical data ..... 31
Table 30. Document revision history ..... 32

## List of figures

Figure 1. Block diagram ..... 5
Figure 2. Pin connections ..... 6
Figure 3. Definition of output and input transition times ..... 15
Figure 4. Voltage supervisor ..... 16
Figure 5. Activation sequence using RSTIN and CMDVCC ..... 20
Figure 6. Activation sequence at $t_{3}$ ..... 20
Figure 7. Deactivation sequence ..... 21
Figure 8. Behavior of OFF, $\overline{C M D V C C}$, PRES and $V_{C C}$ ..... 23
Figure 9. Emergency deactivation sequence (card extraction) ..... 23
Figure 10. Hardware hookup ..... 25
Figure 11. SO-28 small outline, package mechanical drawing ..... 26
Figure 12. TSSOP-20 package mechanical drawing ..... 27
Figure 13. TSSOP-28 package mechanical drawing ..... 28
Figure 14. SO-28 tape and reel schematic ..... 29
Figure 15. TSSOP-20 tape and reel schematic ..... 30
Figure 16. TSSOP-28 tape and reel schematic ..... 31

Figure 1. Block diagram


1. To be used with the PORADJ pin if needed
2. Not available in the TSSOP-20L package

## 2 Pin configuration

Figure 2. Pin connections


Table 2. Pin description

| Symbol | Name and function | SO-28/ <br> TSSOP-28 | TSSOP-20 |
| :---: | :--- | :---: | :---: |
| CLKDIV1 | Control of CLK frequency <br> (internal $11 \mathrm{k} \Omega$ pull-up resistor connected to $\mathrm{V}_{\mathrm{DD}}$ ) | 1 | N.A |
| CLKDIV2 | Control of CLK frequency <br> (internal $11 \mathrm{k} \Omega$ pull-down resistor connected to $\mathrm{V}_{\mathrm{DD}}$ ) | 2 | N.A |
| $5 \mathrm{~V} / \overline{3 V}$ | 5 V or 3 V VCc selection for communication with the smartcard. Logic high <br> selects 5 V operation and logic low selects 3 V operation. If the 1.8V pin is <br> logic high, the 5V/3V pin is a "don't care"" (see Table 24 for a description of the <br> $V_{\text {CC }}$ selection settings.) | 3 | 1 |
| PGND | Power ground for step-up converter | 4 | 2 |
| C1+ | External cap. step-up converter | 5 | 3 |
| $\mathrm{~V}_{\text {DDP }}$ | Power supply for step-up converter | 6 | 4 |
| C1- | External cap. step-up converter | 7 | 5 |
| V UP | Output of step-up converter | 8 | 6 |
| PRES | Card presence input (active low) - bonding option | 10 | N.A |
| PRES | Card presence input (active high) | 7 |  |

Table 2. Pin description (continued)

| Symbol | Name and function | $\begin{gathered} \text { SO-28/ } \\ \text { TSSOP-28 } \end{gathered}$ | TSSOP-20 |
| :---: | :---: | :---: | :---: |
| I/O | Data line to and from card (C7) (internal $11 \mathrm{k} \Omega$ pull-up resistor connected to $\mathrm{V}_{\mathrm{CC}}$ ) | 11 | 8 |
| AUX2 | Auxiliary line to and from card (C8) (internal $11 \mathrm{k} \Omega$ pull-up resistor connected to $\mathrm{V}_{\mathrm{CC}}$ ) | 12 | N.A. |
| AUX1 | Auxiliary line to and from card (C4) (internal $11 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ ) | 13 | N.A |
| CGND | Ground for card signal (C5) | 14 | 9 |
| CLK | Clock to card (C3) | 15 | 10 |
| RST | Card reset (C2) | 16 | 11 |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage for the card (C1) | 17 | 12 |
| PORADJ | Power-on reset threshold adjustment input | 18 | N.A. |
| 1.8 V | $1.8 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operation selection. Logic high selects 1.8 V operation and overrides any setting on the $5 \mathrm{~V} / 3 \mathrm{~V}$ pin. | 18/N.A. ${ }^{1}{ }^{\text {( }}$ | 13 |
| CMDVCC | Start activation sequence input (active low) | 19 | 14 |
| RSTIN | Card reset input from MCU | 20 | 15 |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 21 | 16 |
| GND | Ground | 22 | 17 |
| $\overline{\text { OFF }}$ | Interrupt to MCU (active low) | 23 | 18 |
| XTAL1 | Crystal or external clock input | 24 | 19 |
| XTAL2 | Crystal connection (leave this pin open if external clock is used) | 25 | N.A |
| I/OUC | MCU data I/O line (internal $11 \mathrm{k} \Omega$ pull-up resistor connected to $\mathrm{V}_{\mathrm{DD}}$ ) | 26 | 20 |
| AUX1UC | Non-inverting receiver input (internal $11 \mathrm{k} \Omega$ pull-up resistor connected to $\mathrm{V}_{\mathrm{DD}}$ ) | 27 | N.A. |
| AUX2UC | Non-inverting receiver input (internal $11 \mathrm{k} \Omega$ pull-up resistor connected to $\mathrm{V}_{\mathrm{DD}}$ ) | 28 | N.A. |

1. Only available on the SO-8 package.

## 3 Maximum ratings

Table 3. Absolute maximum ratings

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDP}}$ | Supply voltage | -0.3 | 7 | V |
| $\mathrm{V}_{\mathrm{n} 1}$ | Voltage on pins XTAL1, XTAL2, 5V/3V, RSTIN, AUX2UC, AUX1UC, I/OUC, CLKDIV1, CLKDIV2, PORADJ/1.8V, $\overline{\text { CMDVCC }}, \overline{\text { PRES, }}$, PRES and OFF | -0.3 | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{\mathrm{n} 2}$ | Voltage on card contact pins I/O, RST, AUX1, AUX2 and CLK | -0.3 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{n} 3}$ | Voltage on pins $\mathrm{V}_{\text {UR }} \mathrm{C} 1+$, $\mathrm{C} 1-$ |  | 7 | V |
| ESD1 | MIL-STD-883 class 3 on card contact pins, $\overline{\text { PRES }}$ and PRES (Note 1, Note 2) | -6 | 6 | kV |
| ESD2 | MIL-STD-883 class 2 on $\mu \mathrm{C}$ contact pins and RSTIN (Note 1, 2) | -2 | 2 | kV |
| $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}$ | Maximum operating junction temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |

Note: $\quad$ Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
Note: 1 All card contacts are protected against any short with any other card contact.
2 Method 3015 (HBM, $1500 \Omega, 100 \mathrm{pF}) 3$ positive pulses and 3 negative pulses on each pin referenced to ground.

Table 4. Thermal data

| Symbol | Parameter | Condition | SO-28 | TSSOP-20 <br> TSSOP-28 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{thJA}}$ | Thermal resistance junction-ambient temperature | Multilayer test <br> board (Jedec <br> standard) | 56 | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Table 5. Recommended operating conditions

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature range |  | -25 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

## 4 Electrical characteristics

Table 6. Electrical characteristics over recommended operating condition

| Symbol | Parameter ${ }^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage |  | 2.7 |  | 6.5 | V |
| $\mathrm{V}_{\text {DDP }}$ | Supply voltage for the step-up converter | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{II}_{\mathrm{CC}} \mathrm{l}<80 \mathrm{~mA}$ <br> For NDS application | 4.0 | 5 | 6.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \mathrm{I}_{\mathrm{CC}} \mathrm{l}<65 \mathrm{~mA}$ <br> For NDS application | 4.0 | 5 | 6.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$; $\mathrm{IICCl}<20 \mathrm{~mA}$ | 3.0 |  | 6.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$; $\mathrm{IICCl}<20 \mathrm{~mA}$ | 2.7 |  | 6.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$; $\mathrm{IICC}<20 \mathrm{~mA}$ | 2.7 |  | 6.5 |  |
| IDD | Supply current | Card inactive |  |  | 1.2 | mA |
|  |  | Card active; $\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\text {XTAL }} ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  |  | 1.5 |  |
| $I_{\text {DDP }}$ | Step-up converter supply current | Inactive mode |  |  | 0.1 | mA |
|  |  | Active mode; $\mathrm{f}_{\mathrm{CLK}}=\mathrm{f}_{\mathrm{XTAL}} ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$; $\\|_{\mathrm{CC}} \mid=0$ |  |  | 10 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{II}_{\mathrm{CC}} \mathrm{l}=80 \mathrm{~mA}$ |  | 50 | 200 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \mathrm{IICCl}=65 \mathrm{~mA}$ |  | 50 | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$; $\mathrm{IICCl}=45 \mathrm{~mA}$ |  | 30 | 60 |  |
| $\mathrm{V}_{\text {th2 }}$ | Falling threshold voltage on $V_{D D}$ | no external resistors at pin PORADJ; $V_{D D}$ level falling | 2.35 | 2.45 | 2.55 | V |
| $\mathrm{V}_{\mathrm{HYS} 2}$ | Hysteresis of threshold voltage $\mathrm{V}_{\text {th2 }}$ | no external resistors at pin PORADJ | 50 | 100 | 150 | mV |
| $\mathrm{V}_{\text {th(ext) rise }}$ | External rising threshold voltage on $V_{D D}$ | external resistor bridge at pin PORADJ; $\mathrm{V}_{\mathrm{DD}}$ level rising | 1.17 | 1.20 | 1.23 | V |
| $\mathrm{V}_{\text {th(ext)fall }}$ | External falling threshold voltage on $V_{D D}$ | external resistor bridge at pin PORADJ; $V_{D D}$ level falling | 1.11 | 1.14 | 1.17 | V |
| $\mathrm{V}_{\text {HYS (ext) }}$ | Hysteresis of threshold voltage $\mathrm{V}_{\mathrm{th}}$ (ext) | external resistor bridge at pin PORADJ | 30 | 60 | 90 | mV |
| $\Delta \mathrm{V}_{\text {HYS(ext) }}$ | Hysteresis of threshold voltage $\mathrm{V}_{\mathrm{th}(\text { ext })}$ variation with temperature | external resistor bridge at pin PORADJ |  |  | 0.25 | $\mathrm{mV} / \mathrm{K}$ |
| $t_{\text {w }}$ | Width of internal poweron reset pulse | no external resistor bridge at pin PORADJ | 4 | 8 | 12 | ms |
|  |  | external resistor bridge at pin PORADJ | 8 | 16 | 24 |  |
| $I_{L}$ | Leakage current on pin PORADJ | $\mathrm{V}_{\text {PORADJ }}<0.5 \mathrm{~V}$ | -0.1 | 4 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {PORADJ }}>1.0 \mathrm{~V}$ | -1 |  | 1 |  |
| $\mathrm{P}_{\text {TOT }}$ | Total power dissipation | Continuous operation; $\mathrm{T}_{\mathrm{A}}=-25$ to $85^{\circ} \mathrm{C}$ |  |  | 0.56 | W |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Doc ID 17709 Rev 3

Table 7. Step-up converter

| Symbol | Parameter ${ }^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | Card active | 2.2 |  | 3.2 | MHz |
| $\mathrm{V}_{\text {th(vd-vf) }}$ | Threshold voltage for stepup converter to change to voltage follower | 5 V card | 5.2 | 5.8 | 6.2 | V |
|  |  | 3 V card | 3.8 | 4.1 | 4.4 |  |
|  |  | 1.8 V card | 3.8 | 4.1 | 4.4 |  |
| $\mathrm{V}_{\mathrm{UP}}$ | Output voltage on pin $\mathrm{V}_{\mathrm{UP}}$ (average value) | 5 V card | 5.2 | 5.7 | 6.2 | V |
|  |  | 3 V card | 3.5 | 3.9 | 4.3 |  |
|  |  | 1.8 V card | 3.5 | 3.9 | 4.3 |  |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 8. Card supply voltage characteristics

| Symbol | Parameter ${ }^{(1)}$ | Test conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{vcc}}$ | External capacitance on pin $\mathrm{V}_{\mathrm{CC}}$ | Note 2 and Note 3 |  | 80 |  | 400 | nF |
| $\mathrm{V}_{\mathrm{CC}}$ | Card supply voltage (including ripple voltage) | Card inactive; $\mathrm{Il}_{\mathrm{CC}} \mathrm{l}=0 \mathrm{~mA}$ | $5 \mathrm{~V}, 3 \mathrm{~V}$ and 1.8 V card | -0.1 | 0 | 0.1 | V |
|  |  | Card inactive; $\mathrm{IICC} \mathrm{l}=1 \mathrm{~mA}$ | $5 \mathrm{~V}, 3 \mathrm{~V}$ and 1.8 V card | -0.1 | 0 | 0.3 |  |
|  |  | Card active; $\mathrm{II}_{\mathrm{CC}} \mathrm{l}<80 \mathrm{~mA}$ | 5 V card | 4.75 | 5 | 5.25 |  |
|  |  | Card active; $\mathrm{II}_{\mathrm{CC}} \mathrm{<} 65 \mathrm{~mA}$ | 3 V card | 2.85 | 3 | 3.15 |  |
|  |  | Card active; $\mathrm{II}_{\mathrm{CC}} \mathrm{l} 45 \mathrm{~mA}$ | 1.8 V card | 1.68 | 1.8 | 1.92 |  |
|  |  | Card active; single current pulse $\mathrm{I}_{\mathrm{P}}=-100 \mathrm{~mA} ; \mathrm{t}_{\mathrm{p}}=2 \mu \mathrm{~s}$ | 5 V card | 4.65 | 5 | 5.25 |  |
|  |  | Card active; single current pulse $\mathrm{I}_{\mathrm{P}}=-100 \mathrm{~mA} ; \mathrm{t}_{\mathrm{p}}=2 \mu \mathrm{~s}$ | 3 V card | 2.76 | 3 | 3.20 |  |
|  |  | Card active; single current pulse $\mathrm{I}_{\mathrm{p}}=-100 \mathrm{~mA} ; \mathrm{t}_{\mathrm{p}}=2 \mu \mathrm{~s}$ | 1.8 V card | 1.62 | 1.8 | 1.98 |  |
|  |  | Card active; current pulses,$Q_{P}=40 \mathrm{nAs}$ | 5 V card | 4.65 | 5 | 5.25 |  |
|  |  |  | 3 V card | 2.76 | 3 | 3.20 |  |
|  |  |  | 1.8 V card | 1.62 | 1.8 | 1.98 |  |
|  |  | Card active; current pulses $Q_{P}=40$ nAs with $\mathrm{II}_{\mathrm{CC}}<200 \mathrm{~mA}, \mathrm{t}_{\mathrm{p}}<400 \mathrm{~ns}$ | 5 V card | 4.65 | 5 | 5.25 |  |
|  |  |  | 3 V card | 2.76 | 3 | 3.20 |  |
|  |  |  | 1.8 V card | 1.62 | 1.8 | 1.98 |  |
| $V_{C C}$ (RIPPLE) (P-P) | Ripple voltage on $\mathrm{V}_{\mathrm{CC}}$ (peak-to-peak value) | $\mathrm{f}_{\text {RIPPLE }}=20 \mathrm{KHz}$ to 200 MHz |  |  |  | 350 | mV |

Table 8. Card supply voltage characteristics (continued)

| Symbol | Parameter ${ }^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IICCl}^{\text {c }}$ | Card supply current | $\mathrm{V}_{\mathrm{CC}}=0$ to 5 V |  |  | 80 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 3 V |  |  | 65 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 1.8 V |  |  | 45 |  |
|  |  | $\mathrm{V}_{\text {CC }}$ short circuit to GND | 90 |  | 120 |  |
| $S_{R}$ | Slew rate | Slew up or down, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$; 3 V ; 1.8 V ; $\mathrm{IICCl}_{\mathrm{CC}}<30 \mathrm{~mA}$ | 0.08 | 0.15 | 0.22 | V/ $/$ s |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Note 1

Table 9. Crystal connection (pins XTAL1 and XTAL2)

| Symbol | Parameter $^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| C $_{\text {XTAL1,2 }}$ | External capacitance on <br> pins XTAL1, XTAL2 | Depends on type of crystal or <br> resonator used |  | - | 15 | pF |
| $\mathrm{f}_{\mathrm{XTAL}}$ | Crystal frequency |  | 2 | - | 26 | MHz |
| $\mathrm{f}_{\mathrm{XTAL1}}$ | Frequency applied on pin <br> XTAL1 |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High level input voltage on <br> pin XTAL1 |  | -0.3 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low level input voltage on <br> pin XTAL1 |  | MHz |  |  |  |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 10. Data lines (pins I/O, I/OUC, AUX1, AUX2, AUX1UC AND AUX2UC)

| Symbol | Parameter $^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{D}(/ / O-/ / O U C),}$ <br> $\mathrm{t}_{\mathrm{D}(/ \mathrm{OUC}-/ / \mathrm{O})}$ | $\mathrm{I} / \mathrm{O}$ to I/OUC, I/OUC to I/O falling edge <br> delay |  | - | - | 200 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Active pull-up pulse width |  | - | - | 100 | ns |
| $\mathrm{f}_{\mathrm{I} / \mathrm{O}(\mathrm{MAX})}$ | Maximum frequency on data lines |  | - | - | 1 | MHz |
| $\mathrm{C}_{\mathrm{I}}$ | Input capacitance on data lines |  | - | - | 10 | pF |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, f_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 11. Data lines to card reader (pins I/O, AUX1 AND AUX2 with integrated $11 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{Cc}}$

| Symbol | Parameter ${ }^{(1)}$ | Test conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {(inactive) }}$ | Output voltage | Inactive mode | No load | 0 |  | 0.1 | V |
|  |  |  | $\mathrm{l}_{\mathrm{O} \text { (inactive) }}=1 \mathrm{~mA}$ |  |  | 0.3 |  |
| $\mathrm{I}_{\text {(inactive) }}$ | Output current | Inactive mode; pin grounded |  |  |  | -1 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | No DC load |  | $0.9 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.1$ | V |
|  |  | 5 V and 3 V cards; $\mathrm{l}_{\mathrm{OH}}<-40 \mu \mathrm{~A}$ |  | $0.75 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.1$ |  |
|  |  | 1.8 V card $\mathrm{I}_{\mathrm{OH}}<-40 \mu \mathrm{~A}$ |  | $0.75 \mathrm{~V}_{\mathrm{CC}}$ |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}} \mathrm{l} \geq 10 \mathrm{~mA}$ |  | 0 |  | 0.4 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  | 0 |  | 0.2 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}} \geq 15 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage | 5 V and 3 V cards |  | 1.5 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
|  |  | 1.8 V card |  | $0.6 \mathrm{~V}_{\mathrm{CC}}$ |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage | 5 V and 3 V cards |  | 0.3 |  | 1.0 | V |
|  |  | 1.8 V card |  | 0 |  | 0.2 |  |
| ${ }^{\prime \prime} \mathrm{LIH}^{\prime}$ | High level input leakage current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\\|_{\text {IL }}$ I | Low level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  |  | 600 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{PU}}$ | Integrated pull-up resistor | Pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ |  | 9 | 11 | 13 | $\mathrm{k} \Omega$ |
| ${ }^{\text {T }}$ (DI) | Data input transition time | $\mathrm{V}_{\text {IL }}$ max to $\mathrm{V}_{\text {IH }}$ min |  |  |  | 1.2 | $\mu \mathrm{s}$ |
| ${ }^{\text {t( }}$ (DO) | Data output transition time | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \text { to } \mathrm{V}_{\mathrm{CC}} ; \mathrm{C}_{\mathrm{L}} \leq 80 \mathrm{pF} ; 10 \% \text { to } \\ & 90 \% \end{aligned}$ |  |  |  | 0.1 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {PU }}$ | Current when pull-up active | $\mathrm{V}_{\mathrm{OH}}=0.9 \mathrm{~V}_{\mathrm{CC}} ; \mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ |  | -2 |  |  | mA |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 12. Data lines to microcontroller (pins I/OUC, AUX1UC and AUX2UC with integrated $11 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{DD}}$

| Symbol | Parameter ${ }^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $5 \mathrm{~V}, 3 \mathrm{~V}$ and 1.8 V cards; $\mathrm{I}_{\mathrm{OH}}<-40 \mu \mathrm{~A}$ | $0.75 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}+0.1$ | V |
|  |  | No DC load | 0.9 VD |  | $\mathrm{V}_{\mathrm{DD}}+0.1$ |  |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 |  | 0.3 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage |  | -0.3 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\\|_{\text {IIH }}{ }^{\text {l }}$ | High level input leakage current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IIL | Low level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  | 600 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{PU}}$ | Internal pull-up resistance to $V_{D D}$ | Pull-up resistor to $\mathrm{V}_{\mathrm{DD}}$ | 9 | 11 | 13 | k $\Omega$ |
| $\mathrm{t}_{\text {T( }{ }^{\text {d }} \text { ) }}$ | Data input transition time | $\mathrm{V}_{\mathrm{IL}(\text { max })}$ to $\mathrm{V}_{\mathrm{IH}(\text { min })}$ |  |  | 1.2 | $\mu \mathrm{s}$ |
| ${ }^{t}$ ( DO ) | Data output transition time | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \text { to } \mathrm{V}_{\mathrm{D}} ; \mathrm{C}_{\mathrm{L}}<30 \mathrm{pF} ; \\ & 10 \% \text { to } 90 \% \end{aligned}$ |  |  | 0.1 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\mathrm{PU}}$ | Current when pull-up active | $\mathrm{V}_{\mathrm{OH}}=0.9 \mathrm{~V}_{\mathrm{DD}} ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | -1 |  |  | mA |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 13. Internal oscillator

| Symbol | Parameter ${ }^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OSC( }}(\mathrm{INT}$ ) | Frequency of internal oscillator | Inactive mode | 55 | 140 | 200 | kHz |
|  |  | Active mode | 2.2 | 2.7 | 3.2 | MHz |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 14. Reset output to card reader (pin RST)

| Symbol | Parameter ${ }^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {((inactive) }}$ | Output voltage in inactive mode | $\mathrm{I}_{\mathrm{O} \text { (inactive) }}=1 \mathrm{~mA}$ | 0 | - | 0.3 | V |
|  |  | No load | 0 | - | 0.1 |  |
| $\mathrm{I}^{\text {(inactive) }}$ | Output current | Inactive mode; pin grounded | 0 | - | -1 | mA |
| $\mathrm{t}_{\mathrm{D} \text { (RSTIN-RST) }}$ | RSTN to RST delay | RST enable |  | - | 2 | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $\mathrm{I}_{\mathrm{OL}}=200 \mu \mathrm{~A}$ | 0 | - | 0.2 | V |
|  |  | $\mathrm{I}_{\text {OL }}=20 \mathrm{~mA}$ (current limit) | $\mathrm{V}_{\mathrm{CC}}-0.4$ | - | $\mathrm{V}_{\mathrm{Cc}}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | $0.9 \mathrm{~V}_{\text {CC }}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{IOH}=-20 \mathrm{~mA}$ (current limit) | 0 | - | 0.4 |  |
| $t_{\text {R, }} \mathrm{t}_{\mathrm{F}}$ | Rise and fall time | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | - | 0.1 | $\mu \mathrm{s}$ |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 15. Clock output to card reader (pin CLK)

| Symbol | Parameter ${ }^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O} \text { (inactive) }}$ | Output voltage in inactive mode | $\mathrm{I}_{(\text {(inactive) }}=1 \mathrm{~mA}$ | 0 | - | 0.3 | V |
|  |  | No load | 0 | - | 0.1 |  |
| $\mathrm{l}_{\mathrm{O} \text { (inactive) }}$ | Output current | CLK inactive mode; pin grounded | 0 | - | -1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $\mathrm{l}_{\mathrm{OL}}=200 \mu \mathrm{~A}$ | 0 | - | 0.3 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=70 \mathrm{~mA}$ (current limit) | $\mathrm{V}_{\mathrm{CC}}-0.4$ | - | $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | $0.9 \mathrm{~V}_{\text {CC }}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{IOH}=-70 \mathrm{~mA}$ (current limit) | 0 | - | 0.4 |  |
| $t_{R,} t_{F}$ | Rise and fall time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (Note 4) |  | - | 16 | ns |
| $\delta$ | Duty factor (except for $\mathrm{f}_{\text {XTALS }}$ ) | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (Note 4) | 45 | - | 55 | \% |
| $\mathrm{S}_{\mathrm{R}}$ | Slew rate | Slew up or down; $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 0.2 | - |  | V/ns |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 16. Control inputs (pins CLKDIV1, CLKDIV2, $\overline{\text { CMDVCC, RSTIN, } 5 \mathrm{~V} / \overline{3 V} \text { and PORADJ/1.8V) }}$

| Symbol | Parameter $^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage low |  | -0.3 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage high |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{LIH}} \mathrm{I}$ | Input leakage current high | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LIL}} \mathrm{I}$ | Input leakage current low | $\mathrm{V}_{\mathrm{IL}}=0$ |  |  | 1 | $\mu \mathrm{~A}$ |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

Table 17. Card presence inputs (pins PRES and $\overline{\text { PRES }}$

| Symbol | Parameter $^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input voltage low |  | -0.3 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage high |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{II}_{\mathrm{LIH}} \mathrm{I}$ | Input leakage current high | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |  | - | 5 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LIL}} \mathrm{I}$ | Input leakage current low | $\mathrm{V}_{\mathrm{IL}}=0$ |  | - | 5 | $\mu \mathrm{~A}$ |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 6)

Table 18. Interrupt output (pin OFF NMOS drain with integrated $20 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{DD}}$ )

| Symbol | Parameter $^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | 0 |  | 0.3 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{I}_{\mathrm{OH}}=-15 \mu \mathrm{~A}$ | $0.75 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| $\mathrm{R}_{\mathrm{PU}}$ | Integrated pull-up resistor | $20 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{DD}}$ | 16 | 20 | 24 | $\mathrm{k} \Omega$ |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 19. Protection and limitation

| Symbol | Parameter $^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{II}_{\mathrm{CC}(\mathrm{SD})} \mathrm{I}$ | Shutdown and limitation current pin $\mathrm{V}_{\mathrm{CC}}$ |  | 90 |  | 120 | mA |
| $\mathrm{I}_{/ \mathrm{O}(\mathrm{lim})}$ | limitation current pins I/O, AUX1 and AUX2 |  | -15 |  | 15 | mA |
| $\mathrm{I}_{\mathrm{CLK}(\text { lim })}$ | limitation current pin CLK |  | -70 |  | 70 | mA |
| $\mathrm{I}_{\mathrm{RST}(\text { lim })}$ | limitation current pin RST |  | -20 |  | 20 | mA |
| $\mathrm{~T}_{\mathrm{SD}}$ | Shutdown temperature |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Table 20. Timing

| Symbol | Parameter $^{(1)}$ | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ACT}}$ | Activation time | (See Figure 5) for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 50 |  | 220 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DE}}$ | Deactivation time | (See Figure 7) | 50 | 80 | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{3}$ | Start of the window for sending <br> CLK to card | (See Figure 6) |  |  | 130 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{5}$ | End of the window for sending <br> CLK to card | (See Figure 6) | 140 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {debounce }}$ | Debounce time pins PRES and <br> PRES | (See Figure 8) | 5 | 8 | 11 | ms |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDP}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Note: 1 All parameters remain within limits but are tested only statistically for the temperature range. When a parameter is specified as a function of $V_{D D}$ or $V_{C C}$ it means their actual value at the moment of measurement.

2 To meet these specifications, pin $V_{C c}$ should be decoupled to CGND using two ceramic multilayer capacitors of $350 \mathrm{~m} \Omega$ ESR both with values of 100 nF and 100 nF (see Figure 10).
3 Permitted capacitor values are 100 nF, 220 nF or 400 nF.
4 Transition time and duty factor definitions are shown in Figure 3; $\delta=t_{1} /\left(t_{1}+t_{2}\right)$.
5 Pin $\overline{C M D V C C}$ is active low; pin RSTIN is active high; for CLKDIV1 and CLKDIV2 functions (see Table 20).

6 Pin PRES is active low; pin PRES is active high see Figure 8 and Figure 9; PRES has an integrated $1.25 \mu A$ current source to GND. (PRES to $V_{D D}$ ); the card is considered present if at least one of the inputs $\overline{P R E S}$ or PRES is active.

Figure 3. Definition of output and input transition times


## 5 Functional description

Throughout this document it is assumed that the reader is familiar with ISO7816 terminology.

## $5.1 \quad$ Power supply

The supply pins for the IC are $\mathrm{V}_{\mathrm{DD}}$ and GND . $\mathrm{V}_{\mathrm{DD}}$ should be in the range of 2.7 to 6.5 V . All signals interfacing with the system controller are referred to $\mathrm{V}_{\mathrm{DD}}$, therefore $\mathrm{V}_{\mathrm{DD}}$ should also supply the system controller. All card reader contacts remain inactive during power-on or power-off.
The internal circuits are maintained in the reset state until $V_{D D}$ reaches $V_{\text {th2 }}+V_{\text {hys2 }}$ and for the duration of the internal Power-on reset pulse, $t_{W}$ (see Figure 4). When $\mathrm{V}_{\mathrm{DD}}$ falls below $\mathrm{V}_{\text {th2 }}$, an automatic deactivation of the contacts is performed.

A step-up converter is incorporated to generate the 1.8 V (for those devices with the 1.8 V pin), 3 V or 5 V card supply voltage ( $\mathrm{V}_{\mathrm{C}}$ ). The step-up converter should be supplied separately by $\mathrm{V}_{\text {DDP }}$ and PGND. Due to the possibility of large transient currents, the two 100 nF capacitors of the step-up converter should be located as near as possible to the IC and have an ESR less than $350 \mathrm{~m} \Omega$.

Supply voltages $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDP}}$ may be applied to the IC in any sequence.
After powering the device, $\overline{\text { OFF }}$ remains low until $\overline{\text { CMDVCC }}$ is set high.
During power-off, $\overline{O F F}$ falls low when $V_{D D}$ is below the falling threshold voltage.

### 5.2 Voltage supervisor

### 5.2.1 Without external divider on pin PORADJ

The voltage supervisor surveys the $\mathrm{V}_{\mathrm{DD}}$ supply. A defined reset pulse of approximately 8 ms ( $\mathrm{t}_{\mathrm{W}}$ ) is used internally to keep the IC inactive during power-on or power-off of the $\mathrm{V}_{\mathrm{DD}}$ supply (see Figure 4).
As long as $V_{D D}$ is less than $V_{\text {th2 }}+V_{\text {hys2 }}$, the IC remains inactive whatever the levels on the command lines. This state also lasts for the duration of $\mathrm{t}_{\mathrm{W}}$ after $\mathrm{V}_{\mathrm{DD}}$ has reached a level higher than $V_{\text {th2 }}+V_{\text {hys2 }}$. When $V_{D D}$ falls below $V_{\text {th2 }}$, a deactivation sequence of the contacts is performed.

Figure 4. Voltage supervisor


### 5.2.2 With an external divider on pin PORADJ

In this case, a resistor bridge is applied to the PORADJ pin (see Figure 1). $\mathrm{V}_{\mathrm{TH} \text { (ext) rise }}$ and $\mathrm{V}_{\mathrm{TH}(\mathrm{ext}) \text { fall }}$ are the external rising threshold voltage and the external falling threshold voltage on $\mathrm{V}_{\mathrm{DD}}$, respectively. They are the voltages on pin PORADJ that switch the device on and off. By knowing these values and using the formula:

$$
V_{\text {PORADJ }}=\left(R_{2} / R_{1}+R_{2}\right) \times V_{D D}
$$

it is possible to set $R_{1}$ and $R_{2}$ in order to get suitable values for $V_{D D}$ in order to turn the device on and off ( $R_{1}+R_{2}=100 \mathrm{k} \Omega$ typ $)$.

In particular, $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ have to be set so that, when $\mathrm{V}_{\mathrm{DD}}$ is getting low, before turning the microcontroller off, the smartcard has to be switched off properly as well. The same is true for the microcontroller startup in that the smartcard has to be turned on after the microcontroller. The reset pulse width $t_{W}$ is doubled to approximately 16 ms .

Input PORADJ is biased internally with a pull-down current source of $4 \mu \mathrm{~A}$ which is removed when the voltage on pin PORADJ exceeds 1 V .

This ensures that after detection of the external bridge by the IC during power-on, the input current on pin PORADJ does not cause inaccuracy of the bridge voltage.
Note: $\quad$ The $V_{\text {th }}$ threshold of the ST8024L is slightly lower ( 80 mV typ.) than the ST8024 device. If for example, the microcontroller is shut down at 2.5 V , appropriate external resistor values must be chosen to ensure proper deactivation of the ST8024L device.

### 5.2.3 Application examples

The voltage supervisor is used as power-on reset and as supply dropout detection during a card session. Supply dropout detection is to ensure that a proper deactivation sequence is followed before the voltage is too low. For the internal voltage supervisor to function, the system microcontroller should operate down to 2.35 V to ensure a proper deactivation sequence. If this is not possible, external resistor values can be chosen to overcome the problem.

### 5.3 Clock circuitry (only on SO-28 and TSSOP-28 packages)

The card clock signal (CLK) is derived from a clock signal input to pin XTAL1 or from a crystal operating at up to 26 MHz connected between pins XTAL1 and XTAL2.
The clock frequency can be $f_{\text {XTAL }}, 1 / 2 \times f_{\text {XTAL }}, 1 / 4 \times f_{\text {XTAL }}$ or $1 / 8 \times f_{\text {XTAL }}$. Frequency selection is made via inputs CLKDIV1 and CLKDIV2 (see Table 21).

Table 21. Clock frequency selection ${ }^{(1)}$

| CLKDIV1 | CLKDIV2 | $\mathbf{f}_{\mathbf{C L K}}$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{f}_{\text {XTAL }} / 8$ |
| 0 | 1 | $\mathrm{f}_{\text {XTAL }} / 4$ |
| 1 | 1 | $\mathrm{f}_{\text {XTAL }} / 2$ |
| 1 | 0 | $\mathrm{f}_{\text {XTAL }}$ |

1. The status of pins CLKDIV1 and CLKDIV2 must not be changed simultaneously; a delay of 10 ns minimum between changes is needed. The minimum duration of any state of CLK is eight periods of XTAL1.

The frequency change is synchronous, which means that during transition no pulse is shorter than $45 \%$ of the smallest period, and that the first and last clock pulses about the instant of change have the correct width.

When changing the frequency dynamically, the change is effective for only eight periods of XTAL1 after the command. The duty factor of $\mathrm{f}_{\text {XTAL }}$ depends on the signal present at pin XTAL1. In order to reach a 45 to 55 \% duty factor on pin CLK, the input signal on pin XTAL1 should have a duty factor of 48 to $52 \%$ and transition times of less than $5 \%$ of the input signal period.

If a crystal is used, the duty factor on pin CLK may be 45 to $55 \%$ depending on the circuit layout and on the crystal characteristics and frequency. In other cases, the duty factor on pin CLK is guaranteed between 45 and $55 \%$ of the clock period.

The crystal oscillator runs as soon as the IC is powered up. If the crystal oscillator is used, or if the clock pulse on pin XTAL1 is permanent, the clock pulse is applied to the card as shown in the activation sequences shown in Figure 5 and Figure 6
If the signal applied to XTAL1 is controlled by the system microcontroller, the clock pulse will be applied to the card when it is sent by the system microcontroller (after completion of the activation sequence).

### 5.4 I/O transceivers

The three data lines I/O, AUX1 and AUX2 are identical. The idle state is realized by both I/O and I/OUC lines being pulled high via a $11 \mathrm{k} \Omega$ resistor (I/O to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{I} / \mathrm{OUC}$ to $\mathrm{V}_{\mathrm{DD}}$ ). Pin I/O is referenced to $\mathrm{V}_{\mathrm{CC}}$, and pin I/OUC to $\mathrm{V}_{\mathrm{DD}}$, thus allowing operation when $\mathrm{V}_{\mathrm{CC}}$ is not equal to $\mathrm{V}_{\mathrm{DD}}$. The first side of the transceiver to receive a falling edge becomes the master. An anti-latch circuit disables the detection of falling edges on the line of the other side, which then becomes a slave. After a time delay $\mathrm{t}_{\mathrm{d}(\mathrm{edge})}$, an N transistor on the slave side is turned on, thus transmitting the logic 0 present on the master side. When the master side returns to logic 1, a $P$ transistor on the slave side is turned on during the time delay $t_{p u}$ and then both sides return to their idle states. This active pull-up feature ensures fast low-to-high transitions; it is able to deliver more than 1 mA at an output voltage of up to $0.9 \mathrm{~V}_{\mathrm{CC}}$ into an 80 pF load. At the end of the active pull-up pulse, the output voltage depends only on the internal pull-up resistor and the load current. The current to and from the card I/O lines is limited internally to 15 mA and the maximum frequency on these lines is 1 MHz .

### 5.5 Inactive mode

After a power-on reset, the circuit enters the inactive mode. A minimum number of circuits are active while waiting for the microcontroller to start a session:

- All card contacts are inactive (approximately $200 \Omega$ to GND)
- Pins I/OUC, AUX1UC and AUX2UC are in the high-impedance state ( $11 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{DD}}$ ). Applies only to SO-28 and TSSOP-28 packages.
- Voltage generators are stopped
- XTAL oscillator is running
- Voltage supervisor is active
- The internal oscillator is running at its low frequency.


### 5.6 Activation sequence

After power-on and after the internal pulse width delay, the system microcontroller can check the presence of a card using the signals $\overline{\mathrm{OFF}}$ and $\overline{\mathrm{CMDVCC}}$ as shown in Table 22.
If the card is in the reader (this is the case if $\overline{\text { PRES }}$ or PRES is active), the system microcontroller can start a card session by pulling $\overline{\text { CMDVCC }}$ low. The following sequence then occurs (see Figure 6):

1. $\overline{\text { CMDVCC }}$ is pulled low and the internal oscillator changes to its high frequency $\left(t_{0}\right)$.
2. The step-up converter is started (between $t_{0}$ and $t_{1}$ ).
3. $\mathrm{V}_{\mathrm{CC}}$ rises from 0 to 5 V (or $1.8 \mathrm{~V}, 3 \mathrm{~V}$ ) with a controlled slope ( $\mathrm{t}_{2}=\mathrm{t}_{1}+1.5 \times \mathrm{T}$ ) where T is 64 times the period of the internal oscillator (approximately $25 \mu \mathrm{~s}$ ).
4. I/O, AUX1 and AUX2 are enabled $\left(t_{3}=t_{1}+4 T\right)$ (these were pulled low until this moment).
5. CLK is applied to the C3 contact of the card reader $\left(\mathrm{t}_{4}\right)$.
6. RST is enabled $\left(t_{5}=t_{1}+7 T\right)$.

The clock may be applied to the card using the following sequence (see Figure 5):

1. Set RSTIN high.
2. Set $\overline{C M D V C C}$ low.
3. Reset RSTIN low between $t_{3}$ and $t_{5}$; CLK will start at this moment.
4. RST remains low until $t_{5}$, when RST is enabled to be the copy of RSTIN.
5. After $\mathrm{t}_{5}$, RSTIN has no further affect on CLK; this allows a precise count of CLK pulses before toggling RST.

If the applied clock is not needed, then CMDVCC may be set low with RSTIN low. In this case, CLK will start at $t_{3}$ (minimum 200 ns after the transition on I/O), and after $t_{5}$, RSTIN may be set high in order to obtain an Answer To Request (ATR) from the card.
Activation should not be performed with RSTIN held permanently high.
Note: It is recommended that no control smartcard signals are to be shared with any other devices. Sharing could result in inadvertent activation or deactivation of the smartcard.

Table 22. Card presence indicator

| $\overline{\text { OFF }}$ | $\overline{\text { CMDVCC }}$ | Indication |
| :---: | :---: | :---: |
| H | H | card present |
| L | $H$ | card not present |

Figure 5. Activation sequence using RSTIN and CMDVCC


Figure 6. Activation sequence at $\mathrm{t}_{3}$


### 5.7 Active mode

When the activation sequence is completed, the ST8024L will be in its active mode. Data are exchanged between the card and the microcontroller via the I/O lines.
The ST8024L is designed for cards without $\mathrm{V}_{\mathrm{PP}}$ (the voltage required to program or erase the internal non-volatile memory).

### 5.8 Deactivation sequence

When a session is completed, the microcontroller sets the CMDVCC line HIGH. The circuit then executes an automatic deactivation sequence by counting the sequencer back and finishing in the inactive mode (see Figure 7):

1. RST goes low $\left(t_{10}\right)$.
2. CLK is held low $\left(\mathrm{t}_{12}=\mathrm{t}_{10}+0.5 \times \mathrm{T}\right)$ where T is 64 times the period of the internal oscillator (approximately $25 \mu \mathrm{~s}$ ).
3. $I / O, A U X 1$ and AUX2 are pulled low $\left(t_{13}=t_{10}+T\right)$.
4. $V_{C C}$ starts to fall towards zero $\left(t_{14}=t_{10}+1.5 \times \mathrm{T}\right)$.
5. The deactivation sequence is complete at $t_{d e}$, when $V_{C C}$ reaches its inactive state.
6. All card contacts become low-impedance to GND; I/OUC, AUX1UC and AUX2UC remain at $\mathrm{V}_{\mathrm{DD}}$ (pulled-up via a $11 \mathrm{k} \Omega$ resistor).
7. The internal oscillator returns to its lower frequency.

Figure 7. Deactivation sequence


## $5.9 \quad \mathrm{~V}_{\mathrm{CC}}$ generator

The $\mathrm{V}_{\mathrm{CC}}$ generator has a capacity to supply up to 80 mA (max) continuously at 5 V , 65 mA (max) at 3 V , and 45 mA (max) at 1.8 V . An internal overload detector operates at approximately 120 mA . Current samples to the detector are internally filtered, allowing spurious current pulses up to 200 mA with a duration in the order of $\mu \mathrm{s}$ to be drawn by the card without causing deactivation. The average current must stay below the specified maximum current value. For reasons of $\mathrm{V}_{\mathrm{CC}}$ voltage accuracy, a 100 nF capacitor with an $E S R<350 \mathrm{~m} \Omega$ should be tied to CGND near to pin $\mathrm{V}_{\mathrm{CC}}$, and 100 nF capacitor with the same ESR should be tied to CGND near card reader contact C1.

### 5.10 Fault detection

The following fault conditions are monitored:

- Short-circuit or high current on $\mathrm{V}_{\mathrm{CC}}$
- Removal of a card during a transaction
- $\mathrm{V}_{\mathrm{DD}}$ dropping
- Step-up converter operating out of the specified values ( $\mathrm{V}_{\mathrm{DDP}}$ too low or current from $\mathrm{V}_{\mathrm{UP}}$ too high)
- Overheating
- There are two different cases (see Figure 8):
- $\overline{\text { CMDVCC }}$ high outside a card session. Output $\overline{\text { OFF }}$ is low if a card is not in the card reader, and high if a card is in the reader. A voltage drop on the $\mathrm{V}_{\mathrm{DD}}$ supply is detected by the supply supervisor, this generates an internal power-on reset pulse but does not act upon OFF. No short-circuit or overheating is detected because the card is not powered-up.
- $\overline{\text { CMDVCC }}$ low within a card session. Output $\overline{\text { OFF goes low when a fault condition is }}$ detected. As soon as this occurs, an emergency deactivation is performed automatically (see Figure 9). When the system controller resets CMDVCC to high it may sense the OFF level again after completing the deactivation sequence. This distinguishes between a hardware problem or a card extraction ( $\overline{\text { OFF }}$ goes high again if a card is present).

Depending on the type of card-present switch within the connector (normally closed or normally open) and on the mechanical characteristics of the switch, bouncing may occur on the PRES signals at card insertion or withdrawal.

There is a debounce feature in the device with an 8 ms typical duration (see Figure 8). When a card is inserted, output OFF goes high only at the end of the debounce time.

When the card is extracted, an automatic deactivation sequence of the card is performed on the first true/false transition on PRES or PRES and output OFF goes low.

Figure 8. Behavior of OFF, CMDVCC, PRES and $V_{\text {CC }}$


Figure 9. Emergency deactivation sequence (card extraction)


### 5.11 $\quad \mathrm{V}_{\mathrm{CC}}$ selection settings

The ST8024L supports three smartcard $\mathrm{V}_{\mathrm{CC}}$ voltages: $1.8 \mathrm{~V}, 3 \mathrm{~V}$ and 5 V . The $\mathrm{V}_{\mathrm{CC}}$ selection is controlled by the 1.8 V and $5 \mathrm{~V} / 3 \mathrm{~V}$ signals as shown in Table 23. The 1.8 V signal has priority over the $5 \mathrm{~V} / \overline{3 \mathrm{~V}}$. When the 1.8 V pin is taken high, $\mathrm{V}_{\mathrm{CC}}$ is 1.8 V and it overrides any setting on the $5 \mathrm{~V} / \overline{3 \mathrm{~V}}$ pin.
When the 1.8 V pin is taken low, the $5 \mathrm{~V} / \overline{3 \mathrm{~V}}$ pin selects the 5 V or $3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$. If the $5 \mathrm{~V} / \overline{3 \mathrm{~V}}$ pin is taken high, then $\mathrm{V}_{\mathrm{CC}}$ is 5 V and if the $5 \mathrm{~V} / 3 \mathrm{~V}$ pin is taken low then $\mathrm{V}_{\mathrm{CC}}$ is 3 V .

Table 23. $\quad V_{\mathrm{CC}}$ selection settings

| $\mathbf{5 V} / \overline{\mathbf{3 V}}$ pin | $\mathbf{1 . 8 V} \mathbf{~ p i n}$ | $\mathbf{V}_{\mathbf{c c}}$ output |
| :---: | :---: | :---: |
| 0 | 0 | 3 V |
| 1 | 0 | 5 V |
| x | 1 | 1.8 V |

## 6 Applications

Figure 10. Hardware hookup


1. These capacitors must be $<350 \mathrm{~m} \Omega$ ESR and be placed near the IC (within 10 mm ).
2. ST8024L and the microcontroller must use the same $V_{D D}$ supply.
3. Make short, straight connections between CGND, C5 and the ground connection to the capacitor.
4. Mount one ESR-type $(<350 \mathrm{~m} \Omega) 100 \mathrm{nF}$ capacitor close to pin $\mathrm{V}_{\mathrm{Cc}}$.
5. Mount one ESR-type ( $<350 \mathrm{~m} \Omega$ ) 100 nF capacitor close to C 1 contact.
6. The connection to C 3 should be routed as far from $\mathrm{C} 2, \mathrm{C} 7, \mathrm{C} 4$ and C 8 and, if possible, surrounded by grounded tracks.
7. This is the optional resistor bridge for changing the threshold of $V_{D D}$ when using the PORADJ function. If this bridge is not required, pin 18 should be connected to ground.

## $7 \quad$ Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

Figure 11. SO-28 small outline, package mechanical drawing


Table 24. SO-28 small outline, package mechanical data

| Dimension | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| b | 0.35 |  | 0.49 | 0.014 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.012 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 | $45^{\circ}$ (typ) |  |  |  |  |  |
| D | 17.70 |  | 18.10 | 0.697 |  | 0.713 |
| E | 10.00 |  | 10.65 | 0.393 |  | 0.419 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 16.51 |  |  | 0.650 |  |
| F | 7.40 |  | 7.60 | 0.291 |  | 0.300 |
| L | 0.50 |  | 1.27 | 0.020 |  | 0.050 |
| S | $8^{\circ}$ (max) |  |  |  |  |  |

Figure 12. TSSOP-20 package mechanical drawing


Table 25. TSSOP-20 package mechanical data

| Dimension | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 1.2 |  |  | 0.047 |
| A1 | 0.05 |  | 0.15 | 0.002 |  | 0.006 |
| A2 | 0.8 | 1 | 1.05 | 0.031 | 0.039 | 0.041 |
| b | 0.19 |  | 0.30 | 0.007 |  | 0.012 |
| c | 0.09 |  | 0.20 | 0.004 |  | 0.0079 |
| D | 6.4 | 6.5 | 6.6 | 0.252 | 0.256 | 0.260 |
| E | 6.2 | 6.4 | 6.6 | 0.244 | 0.252 | 0.260 |
| E1 | 4.3 | 4.4 | 4.48 | 0.169 | 0.173 | 0.176 |
| e |  | 0.65 BSC |  |  | 0.0256 BSC |  |
| K | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  | $8^{\circ}$ |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |

Figure 13. TSSOP-28 package mechanical drawing


Table 26. TSSOP-28 package mechanical data

| Dimension | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 1.2 |  |  | 0.047 |
| A1 | 0.05 |  | 0.15 | 0.002 |  | 0.006 |
| A2 | 0.8 | 1 | 1.05 | 0.031 | 0.039 | 0.041 |
| b | 0.19 |  | 0.30 | 0.007 |  | 0.012 |
| c | 0.09 |  | 0.20 | 0.004 |  | 0.0079 |
| D | 9.6 | 9.7 | 9.8 | 0.378 | 0.382 | 0.386 |
| E | 6.2 | 6.4 | 6.6 | 0.244 | 0.252 | 0.260 |
| E1 | 4.3 | 4.4 | 4.48 | 0.169 | 0.173 | 0.176 |
| e |  | 0.65 BSC |  |  | 0.0256 BSC |  |
| K | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |  | $8^{\circ}$ |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |

Figure 14. SO-28 tape and reel schematic


Table 27. SO-28 tape and reel mechanical data

| Dimension | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 330 |  |  | 12.992 |
| C | 12.8 |  | 13.2 | 0.504 |  | 0.519 |
| D | 20.2 |  |  | 0.795 |  |  |
| N | 60 |  |  | 2.362 |  |  |
| T |  |  | 30.4 |  |  | 1.197 |
| $\mathrm{~A}_{\mathrm{O}}$ | 10.8 |  | 11.0 | 0.425 |  | 0.433 |
| $\mathrm{~B}_{\mathrm{O}}$ | 18.2 |  | 18.4 | 0.716 |  | 0.724 |
| $\mathrm{~K}_{\mathrm{O}}$ | 2.9 |  | 3.1 | 0.114 |  | 0.122 |
| $\mathrm{P}_{\mathrm{O}}$ | 3.9 |  | 4.1 | 0.153 |  | 0.161 |
| P | 11.9 |  | 12.1 | 0.468 |  | 0.476 |

Figure 15. TSSOP-20 tape and reel schematic


Table 28. TSSOP-20 tape and reel mechanical data

| Dimension | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 330 |  |  | 12.992 |
| C | 12.8 |  | 13.2 | 0.504 |  | 0.519 |
| D | 20.2 |  |  | 0.795 |  |  |
| N | 60 |  |  | 2.362 |  |  |
| T |  |  | 22.4 |  |  | 0.882 |
| $\mathrm{~A}_{\mathrm{O}}$ | 6.8 |  | 7 | 0.268 |  | 0.276 |
| $\mathrm{~B}_{\mathrm{O}}$ | 6.9 |  | 7.1 | 0.272 |  | 0.280 |
| $\mathrm{~K}_{\mathrm{O}}$ | 1.7 |  | 1.9 | 0.067 |  | 0.075 |
| $\mathrm{P}_{\mathrm{O}}$ | 3.9 |  | 4.1 | 0.153 |  | 0.161 |
| P | 11.9 |  | 12.1 | 0.468 |  | 0.476 |

Figure 16. TSSOP-28 tape and reel schematic


Table 29. TSSOP-28 tape and reel mechanical data

| Dimension | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 330 |  |  | 12.992 |
| C | 12.8 |  | 13.2 | 0.504 |  | 0.519 |
| D | 20.2 |  |  | 0.795 |  |  |
| N | 60 |  |  | 2.362 |  |  |
| T |  |  | 22.4 |  |  | 0.882 |
| $\mathrm{~A}_{\mathrm{O}}$ | 6.8 |  | 7 | 0.268 |  | 0.276 |
| $\mathrm{~B}_{\mathrm{O}}$ | 10.1 |  | 10.3 | 0.398 |  | 0.406 |
| $\mathrm{~K}_{\mathrm{O}}$ | 1.7 |  | 1.9 | 0.067 |  | 0.075 |
| $\mathrm{P}_{\mathrm{O}}$ | 3.9 |  | 4.1 | 0.153 |  | 0.161 |
| P | 11.9 |  | 12.1 | 0.468 |  | 0.476 |

## 8 Revision history

Table 30. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 19-Jul-2010 | 1 | Initial release. |
| 30-Jul-2010 | 2 | Updated Description, Table 6. |
| 27-Sep-2010 | 3 | Updated Features, Table 1, 6, 8, 19, 20, Section 5.1, <br> Section 5.2.2, Section 5.6, Section 5.9, footnotes of Figure 10. |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

## www.st.com

