March 2001 Revised August 2003

74VCX32500

Low Voltage 36-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

The VCX32500 is an 36-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is <u>stored</u> in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a highimpedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active HIGH and OEBA is active LOW).

The VCX32500 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The 74VCX32500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
 t_{PD} (A to B, B to A)

2.9 ns max for 3.0V to 3.6V V_{CC}

- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:
 - Human body model > 2000V Machine model >200V
- Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pull-up resistor and OEAB should be tied to GND through a pull-down resistors; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74VCX32500G (Note 2)(Note 3)	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

DS500403

Note 2: Ordering Code "G" indicates Trays.

© 2003 Fairchild Semiconductor Corporation

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

74VCX32500

Connection	Diagram
	123456
W V U Т R Р N M L K J H G F E D C B A	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	(Top Thru View)

FBGA Pin Assignments

			5			
	1	2	3	4	5	6
Α	1A ₂	1A ₁	$LEAB_1$	CLKAB ₁	1B ₁	1B ₂
В	1A ₄	1A ₃	OEAB ₁	GND	1B ₃	1B ₄
С	1A ₆	1A ₅	GND	GND	1B ₅	1B ₆
D	1A ₈	1A ₇	V _{CC}	V _{CC}	1B ₇	1B ₈
Е	1A ₁₀	1A ₉	GND	GND	1B ₉	1B ₁₀
F	1A ₁₂	1A ₁₁	GND	GND	1B ₁₁	1B ₁₂
G	1A ₁₄	1A ₁₃	V _{CC}	V _{CC}	1B ₁₃	1B ₁₄
н	1A ₁₅	1A ₁₆	GND	GND	1B ₁₆	1B ₁₅
J	1A ₁₇	1A ₁₈	OEBA ₁	CLKBA ₁	1B ₁₈	1B ₁₇
к	NC	$LEAB_2$	LEBA ₁	GND	CLKAB ₂	NC
L	2A ₂	2A ₁	$OEAB_2$	GND	2B ₁	2B ₂
М	2A ₄	2A ₃	GND	GND	2B ₃	2B ₄
Ν	2A ₆	2A ₅	V _{CC}	V _{CC}	2B ₅	2B ₆
Р	2A ₈	2A ₇	GND	GND	2B ₇	2B ₈
R	2A ₁₀	2A ₉	GND	GND	2B ₉	2B ₁₀
Т	2A ₁₂	2A ₁₁	V _{CC}	V _{CC}	2B ₁₁	2B ₁₂
U	2A ₁₄	2A ₁₃	GND	GND	2B ₁₃	2B ₁₄
v	2A ₁₅	2A ₁₆	$\overline{\text{OEBA}}_2$	CLKBA ₂	2B ₁₆	2B ₁₅
W	2A ₁₇	2A ₁₈	$LEBA_2$	GND	2B ₁₈	2B ₁₇

Pin Descriptions

Pin Names	Description
OEAB _n	Output Enable Input for A to B Direction (Active HIGH)
OEBA _n	Output Enable Input for B to A Direction (Active LOW)
$LEAB_{n}, LEBA_{n}$	Latch Enable Inputs
CLKAB _n , CLKBA _n	Clock Inputs
1A ₁ –1A ₁₈ 2A ₁ –2A ₁₈	Side A Inputs or 3-STATE Outputs
1B ₁ –1B ₁₈ 2B ₁ –2B ₁₈	Side B Inputs or 3-STATE Outputs

Function Table (Note 4)


	Inp		Outputs	
OEAB _n	$OEAB_n$ LEAB $_n$ \overline{CL}		A _n	B _n
L	Х	х	Х	Z
н	Н	Х	L	L
н	н	х	н	н
н	L	\downarrow	L	L
н	L	\downarrow	н	н
н	L	н	х	B ₀ (Note 5)
н	L	L	х	B ₀ (Note 6)

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

Note 4: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA and $\overline{\text{CLKBA}}$. $\overline{\text{OEBA}}$ is active LOW.

Note 5: Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that $\overrightarrow{\text{CLKAB}}$ was LOW before LEAB went LOW.



Absolute Maximum Ratings(Note 7)

		С
Supply Voltage (V _{CC})	-0.5V to +4.6V	
DC Input Voltage (VI)	-0.5V to +4.6V	Ρ
Output Voltage (V _O)		
Outputs 3-STATE	-0.5V to +4.6V	In
Outputs Active (Note 8)	–0.5 to V_{CC} + 0.5V	0
DC Input Diode Current (I _{IK}) $V_I < 0V$	–50 mA	
DC Output Diode Current (I _{OK})		
V _O < 0V	–50 mA	0
$V_{O} > V_{CC}$	+50 mA	
DC Output Source/Sink Current		
(I _{OH} /I _{OL})	±50 mA	
DC V _{CC} or Ground Current per		
Supply Pin (I _{CC} or GND)	±100 mA	F
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	Μ

Recommended Operatin Conditions (Note 9)	g
Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage (V _O)	
Output in Active States	0V to V _{CC}
Output in 3-STATE	0V to 3.6V
Output Current in I _{OH} /I _{OL}	
$V_{CC} = 3.0V$ to 3.6V	±24 mA
$V_{CC} = 2.3V$ to 2.7V	±18 mA
V _{CC} = 1.65V to 2.3V	±6 mA
$V_{CC} = 1.4 V$ to 1.6V	±2 mA
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta t/\Delta V$)	
$V_{\text{IN}} = 0.8 \text{V}$ to 2.0V, $V_{\text{CC}} = 3.0 \text{V}$	10 ns/V

Note 7: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 8: I_{O} Absolute Maximum Rating must be observed.

Note 9: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
/ _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		
			1.65 - 2.3	0.65 x V _{CC}		V
			1.4 - 1.6	0.65 x V _{CC}		
/ _{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	v
			1.65 - 2.3		0.35 x V _{CC}	
			1.4 - 1.6		0.35 x V _{CC}	
/ _{ОН}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		I _{OH} = -18 mA	3.0	2.4		
		I _{OH} = -24 mA	3.0	2.2		
		I _{OH} = -100 μA	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		I _{OH} = -18 mA	2.3	1.7		
		I _{OH} = -100 μA	1.65 -2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		I _{OH} = -100 μA	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
/ _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 - 3.6		0.2	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		I _{OL} = 100 μA	2.3 - 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		I _{OL} = 100 μA	1.65 - 2.3		0.2	
		I _{OL} = 6 mA	1.65		0.3	
		I _{OL} = 100 μA	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
1	Input Leakage Current	$0V \le V_I \le 3.6V$	1.4 - 3.6		±5.0	μA
oz	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	44.00		140.0	
		$V_I = V_{IH} \text{ or } V_{IL}$	1.4 - 3.6		±10.0	μA
OFF	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10.0	μA
сс	Quiescent Supply Current	V _I = V _{CC} or GND	1.4 - 3.6		40.0	
		$V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 10)	1.4 - 3.6		±40.0	μA
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

0: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 11)

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^\circ$	C to +85°C	Units	Figure
•	Farameter	Conditions	(V)	Min	Max	Onita	Number
f _{MAX}	Setup Time	C _L = 30 pF	3.3 ± 0.3	250			
			2.5 ± 0.2	200		MHz	
			1.8 ± 0.15	100		IVITIZ	
		C _L = 15 pF	1.5 ± 0.1	80.0			
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	3.3 ± 0.3	0.6	2.7		_
t _{PLH}	Bus-to-Bus		2.5 ± 0.2	0.8	3.5		Figures 1 2
			1.8 ± 0.15	1.5	7.0	ns	-
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.0		Figures 7 8
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	0.6	4.2		
t _{PLH}	Clock-to-Bus		2.5 ± 0.2	0.8	5.3		Figures 1 2
			1.8 ± 0.15	1.5	9.8	ns	-
		$C_L = 15 \text{ pF}, \text{ R}_L = 500\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7 8
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	3.3 ± 0.3	0.6	3.8		_
t _{PLH}	LE-to-Bus		2.5 ± 0.2	0.8	4.9		Figures 1 2
			1.8 ± 0.15	1.5	9.8	ns	-
		$C_L = 15 \text{ pF}, \text{ R}_L = 500\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7 8
t _{PZL}	Output Enable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	3.3 ± 0.3	0.6	3.8		_
t _{PZH}			2.5 ± 0.2	0.8	4.9		Figures 1 3, 4
			1.8 ± 0.15	1.5	9.8	ns	0, 1
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7 9, 10
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	0.6	3.7		
t _{PHZ}			2.5 ± 0.2	0.8	4.2		Figures 1 3, 4
			1.8 ± 0.15	1.5	7.6	ns	5, 4
		$C_L = 15 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2	1	Figures 7 9, 10

www.fairchildsemi.com

5

0
0
ŝ
N
3
\sim
\sim
C
S
-
4
N

AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{cc}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Figure
Oymbol	i arameter		(V)	Min	Max	Units	Number
ts	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			_
			2.5 ± 0.2	1.5			Figures 1
			1.8 ± 0.15	2.5		ns	0
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	3.0			Figures 7 8
t _H	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.0			_
			2.5 ± 0.2	1.0			Figures 6
			1.8 ± 0.15	1.0		ns	Ũ
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	2.0			Figures 7 6
t _W	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 1.2	1.5			Figures 1
			1.8 ± 0.15	4.0		ns	Ŭ
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	4.0			Figures


Note 11: For $\rm C_L$ = 50pF, add approximately 300ps to the AC maximum specification.


Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V _{cc}	$T_A = +25^{\circ}C$	Units
		Conditions	(V)	Typical	
V _{OLP}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
	Peak V _{OL}		2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
	Valley V _{OL}		2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
	Valley V _{OH}		2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
C _{IN}	Input Capacitance	$V_{I} = 0V \text{ or } V_{CC}$ $V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	6.0	pF
C _{I/O}	Output Capacitance	$V_I = 0V$, or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	7.0	pF
C _{PD}	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20.0	pF







74VCX32500 Low Voltage 36-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs